Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 16 22:25:27 2023
| Host         : DESKTOP-MQU28ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Allen/My_Document/GIEE_Masters/First_Year_Upper/SoC_lab/lab_3/course_lab3/project_3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (92)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (92)
-------------------------------
 There are 92 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.939        0.000                      0                  158        0.140        0.000                      0                  158        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            4.939        0.000                      0                  158        0.140        0.000                      0                  158        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[10]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[11]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[11]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[4]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[5]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[6]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[7]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[8]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[8]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.data_A_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.145ns (24.471%)  route 3.534ns (75.529%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.989     3.923    genblk1.tap_A_r[3]
                                                                      r  genblk1.tap_A_r[11]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  genblk1.tap_A_r[11]_i_6/O
                         net (fo=1, unplaced)         0.449     4.667    genblk1.tap_A_r[11]_i_6_n_0
                                                                      f  genblk1.tap_A_r[11]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.791 f  genblk1.tap_A_r[11]_i_4/O
                         net (fo=3, unplaced)         1.129     5.920    genblk1.tap_A_r[11]_i_4_n_0
                                                                      f  genblk1.data_A_r[11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  genblk1.data_A_r[11]_i_3/O
                         net (fo=6, unplaced)         0.451     6.495    genblk1.data_A_r[11]_i_3_n_0
                                                                      r  genblk1.data_A_r[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  genblk1.data_A_r[11]_i_1/O
                         net (fo=10, unplaced)        0.516     7.135    genblk1.data_A_r[11]_i_1_n_0
                         FDRE                                         r  genblk1.data_A_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[9]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    genblk1.data_A_r_reg[9]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.axi_lite_config_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.axi_lite_config_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_lite_config_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.axi_lite_config_r_reg[2]/Q
                         net (fo=3, unplaced)         0.139     0.963    genblk1.axi_lite_config_r[2]
                                                                      r  genblk1.axi_lite_config_r[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.061 r  genblk1.axi_lite_config_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.axi_lite_config_r[2]_i_1_n_0
                         FDRE                                         r  genblk1.axi_lite_config_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_lite_config_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.axi_lite_config_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 genblk1.calc_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.calc_count_r_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    genblk1.calc_count_r[0]
                                                                      f  genblk1.calc_count_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.065 r  genblk1.calc_count_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    genblk1.calc_count_w[0]
                         FDRE                                         r  genblk1.calc_count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.calc_count_target_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_target_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.calc_count_target_r_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.calc_count_target_r_reg[2]
                                                                      r  genblk1.calc_count_target_r[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  genblk1.calc_count_target_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[2]
                         FDRE                                         r  genblk1.calc_count_target_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_target_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 genblk1.calc_count_target_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_target_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.calc_count_target_r_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.calc_count_target_r_reg[0]
                                                                      f  genblk1.calc_count_target_r[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.070 r  genblk1.calc_count_target_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_0_in[0]
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_target_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.calc_count_target_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_target_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.calc_count_target_r_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.calc_count_target_r_reg[2]
                                                                      r  genblk1.calc_count_target_r[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.071 r  genblk1.calc_count_target_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in[3]
                         FDRE                                         r  genblk1.calc_count_target_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_target_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 genblk1.calc_count_target_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_target_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.calc_count_target_r_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.calc_count_target_r_reg[0]
                                                                      r  genblk1.calc_count_target_r[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.073 r  genblk1.calc_count_target_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    p_0_in[1]
                         FDRE                                         r  genblk1.calc_count_target_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_target_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 genblk1.initialize_stage_flag_r_reg/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.initialize_stage_flag_r_reg/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.279%)  route 0.161ns (39.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.initialize_stage_flag_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  genblk1.initialize_stage_flag_r_reg/Q
                         net (fo=33, unplaced)        0.161     0.986    genblk1.initialize_stage_flag_r
                                                                      r  genblk1.initialize_stage_flag_r_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  genblk1.initialize_stage_flag_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    genblk1.initialize_stage_flag_r_i_1_n_0
                         FDSE                                         r  genblk1.initialize_stage_flag_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  genblk1.initialize_stage_flag_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    genblk1.initialize_stage_flag_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 genblk1.state_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.245ns (59.356%)  route 0.168ns (40.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.state_r_reg[3]/Q
                         net (fo=60, unplaced)        0.168     0.992    genblk1.state_r[3]
                                                                      f  genblk1.calc_count_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.090 r  genblk1.calc_count_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    genblk1.calc_count_w[1]
                         FDRE                                         r  genblk1.calc_count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 genblk1.state_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.245ns (59.356%)  route 0.168ns (40.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.state_r_reg[3]/Q
                         net (fo=60, unplaced)        0.168     0.992    genblk1.state_r[3]
                                                                      f  genblk1.calc_count_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.090 r  genblk1.calc_count_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    genblk1.calc_count_w[2]
                         FDRE                                         r  genblk1.calc_count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 genblk1.state_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.calc_count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.248ns (59.649%)  route 0.168ns (40.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.state_r_reg[3]/Q
                         net (fo=60, unplaced)        0.168     0.992    genblk1.state_r[3]
                                                                      f  genblk1.calc_count_r[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.093 r  genblk1.calc_count_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.093    genblk1.calc_count_w[3]
                         FDRE                                         r  genblk1.calc_count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.calc_count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.axi_lite_config_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_target_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_target_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_target_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.calc_count_target_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.axi_lite_config_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.axi_lite_config_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.axi_lite_config_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.axi_lite_config_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.calc_count_r_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.683ns  (logic 4.226ns (55.010%)  route 3.456ns (44.990%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_14/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_14/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[11]_inst_i_14_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.059 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.492     3.551    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  tap_A_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.124    tap_A_OBUF[4]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.048    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.683 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.683    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 4.820ns (65.629%)  route 2.524ns (34.371%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=2, unplaced)         0.916     3.609    data1[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     3.910 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.710    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.345 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.345    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.102ns (55.998%)  route 3.223ns (44.002%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_14/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_14/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[11]_inst_i_14_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.059 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.708     3.767    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.891 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.691    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.326 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.326    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.102ns (55.998%)  route 3.223ns (44.002%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_14/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_14/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[11]_inst_i_14_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.059 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.708     3.767    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.891 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.691    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.326 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.326    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.094ns (55.988%)  route 3.218ns (44.012%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      r  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      r  tap_A_OBUF[4]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[4]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     3.051 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     3.754    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.878 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.678    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.313 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.313    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 4.609ns (64.694%)  route 2.515ns (35.306%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=2, unplaced)         0.916     3.389    data3[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.301     3.690 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.490    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.125 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.125    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.102ns (57.699%)  route 3.007ns (42.301%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  tap_A_OBUF[11]_inst_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_15/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[11]_inst_i_15_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_14/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[11]_inst_i_14/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[11]_inst_i_14_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.059 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.492     3.551    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.675 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.475    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.110 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.110    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 4.094ns (57.692%)  route 3.002ns (42.308%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      r  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[9]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      r  tap_A_OBUF[4]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_A_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[4]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  tap_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.935    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     3.051 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     3.538    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.662 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.462    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.097 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.097    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.356    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.356    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 3.655ns (58.986%)  route 2.542ns (41.014%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     4.030 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.492     4.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.646 r  tap_A_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.095    tap_A_OBUF[4]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.219 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.019    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.654 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.654    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 3.555ns (60.682%)  route 2.304ns (39.318%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.319     4.054 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     4.757    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.881 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.681    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.316 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.316    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 3.555ns (60.682%)  route 2.304ns (39.318%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.319     4.054 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.703     4.757    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.881 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.681    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.316 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.316    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.531ns (60.469%)  route 2.309ns (39.531%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     4.030 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.708     4.738    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.862 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.662    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.297 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.297    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.531ns (60.469%)  route 2.309ns (39.531%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     4.030 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.708     4.738    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.862 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.662    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.297 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.297    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.555ns (63.005%)  route 2.088ns (36.995%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.319     4.054 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=8, unplaced)         0.487     4.541    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.665 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.465    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.100 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.100    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.624ns  (logic 3.531ns (62.791%)  route 2.093ns (37.209%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     4.030 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.492     4.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.646 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.446    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.081 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.081    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.624ns  (logic 3.531ns (62.791%)  route 2.093ns (37.209%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      f  tap_A_OBUF[11]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     4.030 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.492     4.522    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.646 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.446    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.081 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.081    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.032ns  (logic 3.431ns (68.190%)  route 1.601ns (31.809%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      r  tap_A_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.054 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.854    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.489 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.489    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.tap_switch_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 3.407ns (68.038%)  route 1.601ns (31.962%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.tap_switch_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.tap_switch_r_reg/Q
                         net (fo=20, unplaced)        0.801     3.735    genblk1.tap_switch_r
                                                                      r  tap_A_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.030 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.830    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.465 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.465    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_A_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[11]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[2]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[4]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[5]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[6]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[7]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[8]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[9]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_r_reg[23]_i_7_n_0
                                                                      r  genblk1.result_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.result_r_reg[27]_i_7_n_4
                                                                      r  genblk1.result_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.result_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.result_r[27]_i_3_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.result_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.result_r_reg[27]_i_2_n_0
                                                                      r  genblk1.result_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  genblk1.result_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.544    genblk1.result_w0[31]
                                                                      r  genblk1.result_r[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.843 r  genblk1.result_r[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.843    genblk1.result_w[31]
                         FDRE                                         r  genblk1.result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.result_r_reg[23]_i_7_n_4
                                                                      r  genblk1.result_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.result_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.result_r[23]_i_3_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.result_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.result_r_reg[23]_i_2_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  genblk1.result_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    genblk1.result_w0[27]
                                                                      r  genblk1.result_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.726 r  genblk1.result_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.726    genblk1.result_w[27]
                         FDRE                                         r  genblk1.result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_r_reg[23]_i_7_n_0
                                                                      r  genblk1.result_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.result_r_reg[27]_i_7_n_4
                                                                      r  genblk1.result_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.result_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.result_r[27]_i_3_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.result_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.result_r_reg[27]_i_2_n_0
                                                                      r  genblk1.result_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  genblk1.result_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.303    genblk1.result_w0[30]
                                                                      r  genblk1.result_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.596 r  genblk1.result_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    genblk1.result_w[30]
                         FDRE                                         r  genblk1.result_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_r_reg[23]_i_7_n_0
                                                                      r  genblk1.result_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.result_r_reg[27]_i_7_n_4
                                                                      r  genblk1.result_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.result_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.result_r[27]_i_3_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.result_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.result_r_reg[27]_i_2_n_0
                                                                      r  genblk1.result_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  genblk1.result_r_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.244    genblk1.result_w0[29]
                                                                      r  genblk1.result_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  genblk1.result_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    genblk1.result_w[29]
                         FDRE                                         r  genblk1.result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.result_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.result_r_reg[19]_i_7_n_4
                                                                      r  genblk1.result_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.result_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.result_r[19]_i_3_n_0
                                                                      r  genblk1.result_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.result_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.result_r_reg[19]_i_2_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  genblk1.result_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    genblk1.result_w0[23]
                                                                      r  genblk1.result_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.496 r  genblk1.result_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.496    genblk1.result_w[23]
                         FDRE                                         r  genblk1.result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.result_r_reg[23]_i_7_n_4
                                                                      r  genblk1.result_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.result_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.result_r[23]_i_3_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.result_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.result_r_reg[23]_i_2_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  genblk1.result_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    genblk1.result_w0[26]
                                                                      r  genblk1.result_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.479 r  genblk1.result_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.479    genblk1.result_w[26]
                         FDRE                                         r  genblk1.result_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.result_r_reg[23]_i_7_n_4
                                                                      r  genblk1.result_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.result_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.result_r[23]_i_3_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.result_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.result_r_reg[23]_i_2_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  genblk1.result_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    genblk1.result_w0[25]
                                                                      r  genblk1.result_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.433 r  genblk1.result_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    genblk1.result_w[25]
                         FDRE                                         r  genblk1.result_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.result_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.result_r_reg[23]_i_7_n_0
                                                                      r  genblk1.result_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.result_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.result_r_reg[27]_i_7_n_4
                                                                      r  genblk1.result_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.result_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.result_r[27]_i_3_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.result_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.result_r_reg[27]_i_2_n_0
                                                                      r  genblk1.result_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  genblk1.result_r_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.138    genblk1.result_w0[28]
                                                                      r  genblk1.result_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.433 r  genblk1.result_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    genblk1.result_w[28]
                         FDRE                                         r  genblk1.result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.result_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.result_r_reg[19]_i_7_n_0
                                                                      r  genblk1.result_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.result_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.result_r_reg[23]_i_7_n_4
                                                                      r  genblk1.result_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.result_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.result_r[23]_i_3_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.result_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.result_r_reg[23]_i_2_n_0
                                                                      r  genblk1.result_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  genblk1.result_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    genblk1.result_w0[24]
                                                                      r  genblk1.result_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.316 r  genblk1.result_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    genblk1.result_w[24]
                         FDRE                                         r  genblk1.result_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.result_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.525ns (75.781%)  route 2.724ns (24.219%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.result_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.result_w1__0_n_106
                                                                      r  genblk1.result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.result_w1__1_n_105
                                                                      r  genblk1.result_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.result_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.result_r[19]_i_10_n_0
                                                                      r  genblk1.result_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.result_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.result_r_reg[19]_i_7_n_4
                                                                      r  genblk1.result_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.result_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.result_r[19]_i_3_n_0
                                                                      r  genblk1.result_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.result_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.result_r_reg[19]_i_2_n_0
                                                                      r  genblk1.result_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  genblk1.result_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    genblk1.result_w0[22]
                                                                      r  genblk1.result_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.249 r  genblk1.result_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.249    genblk1.result_w[22]
                         FDRE                                         r  genblk1.result_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.result_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            genblk1.rvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    arvalid_IBUF
                         FDRE                                         r  genblk1.rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.rvalid_r_reg/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            genblk1.stop_process_r_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tlast_IBUF
                         FDRE                                         r  genblk1.stop_process_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.stop_process_r_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.290ns (36.118%)  route 0.514ns (63.882%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    awvalid_IBUF
                                                                      f  genblk1.state_r[0]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  genblk1.state_r[0]_i_3/O
                         net (fo=1, unplaced)         0.177     0.759    genblk1.state_r[0]_i_3_n_0
                                                                      r  genblk1.state_r[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.804 r  genblk1.state_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.804    genblk1.state_w[0]
                         FDRE                                         r  genblk1.state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_r_reg[0]/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            genblk1.state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.290ns (31.367%)  route 0.636ns (68.633%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    awvalid_IBUF
                                                                      f  tap_A_OBUF[11]_inst_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=10, unplaced)        0.298     0.881    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  genblk1.state_r[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.926 r  genblk1.state_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.926    genblk1.state_w[1]
                         FDRE                                         r  genblk1.state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_r_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.axi_lite_config_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.axi_lite_config_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi_lite_config_r_reg[2]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.calc_count_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.calc_count_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.calc_count_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.calc_count_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.calc_count_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.calc_count_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[2]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.calc_count_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.calc_count_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_r_reg[3]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.calc_count_target_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.245ns (25.845%)  route 0.704ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      f  genblk1.rvalid_r_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  genblk1.rvalid_r_i_1/O
                         net (fo=83, unplaced)        0.367     0.950    clear
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=83, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.calc_count_target_r_reg[0]/C





