# RISC-V-Processor
This is a RISC-V Processor written in `Verilog` and supports `RS32IM` except `fence`, `ebreak`, `ecall`, `lb`, `lbu`, `lh`, `lhu`, `sb`, `sh`

# Authors
CS21B008 - A. Shree Balaji

CS21B059 - J. Chandradithya

CS21B034 - M. Shilpa

### Resources
[Digital Design and Computer Architecture RISC-V Edition](https://mrce.in/ebooks/Digital%20Design%20&%20Computer%20Architecture%20RISC-V%20Edition.pdf) <br />
[RISC-V Bytes: Introduction to Instruction Formats](https://danielmangum.com/posts/risc-v-bytes-intro-instruction-formats/) <br />
[CSCE 513 Computer Architecture, Fall 2018, Department of Computer Science and Engineering, University of South Carolina](https://passlab.github.io/CSCE513/) <br />
