// Seed: 2625344311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd94
) (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wor _id_7
    , id_11,
    input tri1 id_8,
    input supply0 id_9
);
  logic [1 : id_7] id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19 = 1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_19,
      id_19
  );
endmodule
