# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/imports/new/mux2_16bit.vhd" \
"../../../../Assignment2.srcs/mux2_16_bit_sim/new/mux2_16bit_tb.vhd" \

# Do not sort compile order
nosort
