// Seed: 2232296077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  always @(id_4 or posedge id_2 + 1) begin
    id_4 <= id_1[1];
  end
endmodule
