{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472883115917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883115920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:11:55 2016 " "Processing started: Sat Sep 03 16:11:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883115920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883115920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test13 -c test13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883115920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1472883116232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test13.v 1 1 " "Found 1 design units, including 1 entities, in source file test13.v" { { "Info" "ISGN_ENTITY_NAME" "1 test13 " "Found entity 1: test13" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myuartsetup.v 1 1 " "Found 1 design units, including 1 entities, in source file myuartsetup.v" { { "Info" "ISGN_ENTITY_NAME" "1 myUARTSetUp " "Found entity 1: myUARTSetUp" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferframeram.v 1 1 " "Found 1 design units, including 1 entities, in source file bufferframeram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferFrameRAM " "Found entity 1: BufferFrameRAM" {  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123508 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test13.v(93) " "Verilog HDL Instantiation warning at test13.v(93): instance has no name" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1472883123509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test13.v(106) " "Verilog HDL Instantiation warning at test13.v(106): instance has no name" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1472883123509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test13 " "Elaborating entity \"test13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1472883123536 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugLED test13.v(7) " "Output port \"debugLED\" at test13.v(7) has no driver" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1472883123537 "|test13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myUARTSetUp myUARTSetUp:comb_32 " "Elaborating entity \"myUARTSetUp\" for hierarchy \"myUARTSetUp:comb_32\"" {  } { { "test13.v" "comb_32" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 myUARTSetUp.v(41) " "Verilog HDL assignment warning at myUARTSetUp.v(41): truncated value with size 32 to match size of target (6)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123538 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(56) " "Verilog HDL assignment warning at myUARTSetUp.v(56): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123539 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(60) " "Verilog HDL assignment warning at myUARTSetUp.v(60): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123539 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 myUARTSetUp.v(77) " "Verilog HDL assignment warning at myUARTSetUp.v(77): truncated value with size 32 to match size of target (6)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123539 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(82) " "Verilog HDL assignment warning at myUARTSetUp.v(82): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123539 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(87) " "Verilog HDL assignment warning at myUARTSetUp.v(87): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123539 "|test13|myUARTSetUp:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myUARTSetUp.v(91) " "Verilog HDL assignment warning at myUARTSetUp.v(91): truncated value with size 32 to match size of target (4)" {  } { { "myUARTSetUp.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/myUARTSetUp.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472883123540 "|test13|myUARTSetUp:comb_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferFrameRAM BufferFrameRAM:comb_33 " "Elaborating entity \"BufferFrameRAM\" for hierarchy \"BufferFrameRAM:comb_33\"" {  } { { "test13.v" "comb_33" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\"" {  } { { "BufferFrameRAM.v" "altsyncram_component" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\"" {  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component " "Instantiated megafunction \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1472883123588 ""}  } { { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1472883123588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpl1 " "Found entity 1: altsyncram_tpl1" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpl1 BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated " "Elaborating entity \"altsyncram_tpl1\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_tpl1.tdf" "decode3" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_tpl1.tdf" "rden_decode" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472883123753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883123753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_tpl1.tdf" "mux2" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883123753 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a0 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a1 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a2 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a3 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a4 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a5 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a6 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a7 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a8 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a9 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a10 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a11 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a12 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a13 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a14 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a15 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a16 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a17 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a18 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a19 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a20 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a21 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a22 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a23 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a24 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a25 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a26 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a27 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a28 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a29 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a30 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a31 " "Synthesized away node \"BufferFrameRAM:comb_33\|altsyncram:altsyncram_component\|altsyncram_tpl1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tpl1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/db/altsyncram_tpl1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "BufferFrameRAM.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/BufferFrameRAM.v" 86 0 0 } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1472883123859 "|test13|BufferFrameRAM:comb_33|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1472883123859 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1472883123859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debugLED GND " "Pin \"debugLED\" is stuck at GND" {  } { { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1472883124293 "|test13|debugLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1472883124293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1472883124353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1472883124652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472883124652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1472883124697 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1472883124697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1472883124697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1472883124697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883124720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:12:04 2016 " "Processing ended: Sat Sep 03 16:12:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883124720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883124720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883124720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472883124720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1472883128340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883128341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:12:07 2016 " "Processing started: Sat Sep 03 16:12:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883128341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1472883128341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test13 -c test13 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1472883128341 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1472883128420 ""}
{ "Info" "0" "" "Project  = test13" {  } {  } 0 0 "Project  = test13" 0 0 "Fitter" 0 0 1472883128420 ""}
{ "Info" "0" "" "Revision = test13" {  } {  } 0 0 "Revision = test13" 0 0 "Fitter" 0 0 1472883128420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1472883128542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test13 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"test13\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1472883128556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1472883128590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1472883128590 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1472883128834 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "PinRX " "Reserve pin assignment ignored because of existing pin with name \"PinRX\"" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PinRX } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PinRX" } } } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/" { { 0 { 0 ""} 0 11 10611 11489 0 0 ""}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1472883128917 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "PinTX " "Reserve pin assignment ignored because of existing pin with name \"PinTX\"" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PinTX } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PinTX" } } } } { "test13.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/test13.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/" { { 0 { 0 ""} 0 12 10611 11489 0 0 ""}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1472883128918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1472883128918 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1472883132351 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 47 global CLKCTRL_G6 " "clk~inputCLKENA0 with 47 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1472883132380 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1472883132380 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883132380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1472883132382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472883132382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472883132383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1472883132383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1472883132384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1472883132384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test13.sdc " "Synopsys Design Constraints File file not found: 'test13.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1472883132835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1472883132836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1472883132838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1472883132838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1472883132838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1472883132846 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1472883132846 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1472883132846 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883132858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1472883134727 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1472883134807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883135105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1472883135349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1472883135732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883135733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1472883136432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y23 X54_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y23 to location X54_Y33" {  } { { "loc" "" { Generic "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y23 to location X54_Y33"} { { 12 { 0 ""} 44 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1472883138550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1472883138550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1472883139737 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1472883139737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883139740 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1472883140605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472883140717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472883140972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472883141073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472883141331 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472883142992 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1472883143135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/output_files/test13.fit.smsg " "Generated suppressed messages file C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/output_files/test13.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1472883143203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2202 " "Peak virtual memory: 2202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883143639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:12:23 2016 " "Processing ended: Sat Sep 03 16:12:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883143639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883143639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883143639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1472883143639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1472883147097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883147100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:12:26 2016 " "Processing started: Sat Sep 03 16:12:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883147100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1472883147100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test13 -c test13 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1472883147100 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1472883150415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883151346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:12:31 2016 " "Processing ended: Sat Sep 03 16:12:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883151346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883151346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883151346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1472883151346 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1472883151975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1472883154911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883154914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:12:34 2016 " "Processing started: Sat Sep 03 16:12:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883154914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883154914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test13 -c test13 " "Command: quartus_sta test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883154914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883154999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155565 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test13.sdc " "Synopsys Design Constraints File file not found: 'test13.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1472883155925 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155926 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883155927 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883155933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1472883155943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.034 " "Worst-case setup slack is -2.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034             -83.412 clk  " "   -2.034             -83.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 clk  " "    0.412               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883155956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883155963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -43.358 clk  " "   -0.538             -43.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883156019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156602 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1472883156606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.139 " "Worst-case setup slack is -2.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139             -83.522 clk  " "   -2.139             -83.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.413 " "Worst-case hold slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clk  " "    0.413               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -43.982 clk  " "   -0.538             -43.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883156623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156623 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883156633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883156767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1472883157233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.458 " "Worst-case setup slack is -0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458             -11.858 clk  " "   -0.458             -11.858 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.100 " "Worst-case minimum pulse width slack is -0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -5.433 clk  " "   -0.100              -5.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157256 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472883157267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157411 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1472883157412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.366 " "Worst-case setup slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -7.800 clk  " "   -0.366              -7.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk  " "    0.170               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.098 " "Worst-case minimum pulse width slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -5.367 clk  " "   -0.098              -5.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472883157440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883157440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883158548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883158548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883158595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:12:38 2016 " "Processing ended: Sat Sep 03 16:12:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883158595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883158595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883158595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883158595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472883162116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472883162118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 16:12:41 2016 " "Processing started: Sat Sep 03 16:12:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472883162118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472883162118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test13 -c test13 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test13 -c test13" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472883162118 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1472883162885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test13.vho C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/simulation/modelsim/ simulation " "Generated file test13.vho in folder \"C:/GitLocalRepositories/FPGAuartCamera/source/test13UARTSetUp_PingPong_LoadedRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472883163006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472883163059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 16:12:43 2016 " "Processing ended: Sat Sep 03 16:12:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472883163059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472883163059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472883163059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1472883163059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1472883163689 ""}
