|ECE423_soc
SD_CLK <= unnamed:inst.o_SD_clock_from_the_Altera_UP_SD_Card_Avalon_Interface_0
CLOCK_50 => pll:inst2.inclk0
SW[16] => unnamed:inst.reset_n
SD_CMD <> unnamed:inst.b_SD_cmd_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_DAT3 <> unnamed:inst.b_SD_dat3_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_DAT <> unnamed:inst.b_SD_dat_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
KEY[0] => unnamed:inst.in_port_to_the_button_pio[0]
KEY[1] => unnamed:inst.in_port_to_the_button_pio[1]
KEY[2] => unnamed:inst.in_port_to_the_button_pio[2]
KEY[3] => unnamed:inst.in_port_to_the_button_pio[3]
SRAM_DQ[0] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[0]
SRAM_DQ[1] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[1]
SRAM_DQ[2] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[2]
SRAM_DQ[3] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[3]
SRAM_DQ[4] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[4]
SRAM_DQ[5] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[5]
SRAM_DQ[6] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[6]
SRAM_DQ[7] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[7]
SRAM_DQ[8] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[8]
SRAM_DQ[9] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[9]
SRAM_DQ[10] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[10]
SRAM_DQ[11] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[11]
SRAM_DQ[12] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[12]
SRAM_DQ[13] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[13]
SRAM_DQ[14] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[14]
SRAM_DQ[15] <> unnamed:inst.SRAM_DQ_to_and_from_the_sram_0[15]
DRAM_DQ[0] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[0]
DRAM_DQ[1] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[1]
DRAM_DQ[2] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[2]
DRAM_DQ[3] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[3]
DRAM_DQ[4] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[4]
DRAM_DQ[5] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[5]
DRAM_DQ[6] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[6]
DRAM_DQ[7] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[7]
DRAM_DQ[8] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[8]
DRAM_DQ[9] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[9]
DRAM_DQ[10] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[10]
DRAM_DQ[11] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[11]
DRAM_DQ[12] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[12]
DRAM_DQ[13] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[13]
DRAM_DQ[14] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[14]
DRAM_DQ[15] <> unnamed:inst.zs_dq_to_and_from_the_sdram_0[15]
DRAM_CAS_N <= unnamed:inst.zs_cas_n_from_the_sdram_0
DRAM_CKE <= unnamed:inst.zs_cke_from_the_sdram_0
DRAM_CS_N <= unnamed:inst.zs_cs_n_from_the_sdram_0
DRAM_UDQM <= unnamed:inst.zs_dqm_from_the_sdram_0[1]
DRAM_LDQM <= unnamed:inst.zs_dqm_from_the_sdram_0[0]
DRAM_RAS_N <= unnamed:inst.zs_ras_n_from_the_sdram_0
DRAM_WE_N <= unnamed:inst.zs_we_n_from_the_sdram_0
SRAM_CE_N <= unnamed:inst.SRAM_CE_N_from_the_sram_0
SRAM_LB_N <= unnamed:inst.SRAM_LB_N_from_the_sram_0
SRAM_OE_N <= unnamed:inst.SRAM_OE_N_from_the_sram_0
SRAM_UB_N <= unnamed:inst.SRAM_UB_N_from_the_sram_0
SRAM_WE_N <= unnamed:inst.SRAM_WE_N_from_the_sram_0
VGA_BLANK <= unnamed:inst.VGA_BLANK_from_the_video_vga_controller_0
VGA_CLK <= unnamed:inst.VGA_CLK_from_the_video_vga_controller_0
VGA_HS <= unnamed:inst.VGA_HS_from_the_video_vga_controller_0
VGA_SYNC <= unnamed:inst.VGA_SYNC_from_the_video_vga_controller_0
VGA_VS <= unnamed:inst.VGA_VS_from_the_video_vga_controller_0
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
DRAM_BA_0 <= unnamed:inst.zs_ba_from_the_sdram_0[1]
DRAM_BA_1 <= unnamed:inst.zs_ba_from_the_sdram_0[0]
DRAM_CLK <= pll:inst2.c0
DRAM_ADDR[0] <= unnamed:inst.zs_addr_from_the_sdram_0[0]
DRAM_ADDR[1] <= unnamed:inst.zs_addr_from_the_sdram_0[1]
DRAM_ADDR[2] <= unnamed:inst.zs_addr_from_the_sdram_0[2]
DRAM_ADDR[3] <= unnamed:inst.zs_addr_from_the_sdram_0[3]
DRAM_ADDR[4] <= unnamed:inst.zs_addr_from_the_sdram_0[4]
DRAM_ADDR[5] <= unnamed:inst.zs_addr_from_the_sdram_0[5]
DRAM_ADDR[6] <= unnamed:inst.zs_addr_from_the_sdram_0[6]
DRAM_ADDR[7] <= unnamed:inst.zs_addr_from_the_sdram_0[7]
DRAM_ADDR[8] <= unnamed:inst.zs_addr_from_the_sdram_0[8]
DRAM_ADDR[9] <= unnamed:inst.zs_addr_from_the_sdram_0[9]
DRAM_ADDR[10] <= unnamed:inst.zs_addr_from_the_sdram_0[10]
DRAM_ADDR[11] <= unnamed:inst.zs_addr_from_the_sdram_0[11]
SRAM_ADDR[0] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[0]
SRAM_ADDR[1] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[1]
SRAM_ADDR[2] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[2]
SRAM_ADDR[3] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[3]
SRAM_ADDR[4] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[4]
SRAM_ADDR[5] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[5]
SRAM_ADDR[6] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[6]
SRAM_ADDR[7] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[7]
SRAM_ADDR[8] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[8]
SRAM_ADDR[9] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[9]
SRAM_ADDR[10] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[10]
SRAM_ADDR[11] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[11]
SRAM_ADDR[12] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[12]
SRAM_ADDR[13] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[13]
SRAM_ADDR[14] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[14]
SRAM_ADDR[15] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[15]
SRAM_ADDR[16] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[16]
SRAM_ADDR[17] <= unnamed:inst.SRAM_ADDR_from_the_sram_0[17]
VGA_B[0] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[0]
VGA_B[1] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[1]
VGA_B[2] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[2]
VGA_B[3] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[3]
VGA_B[4] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[4]
VGA_B[5] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[5]
VGA_B[6] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[6]
VGA_B[7] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[7]
VGA_B[8] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[8]
VGA_B[9] <= unnamed:inst.VGA_B_from_the_video_vga_controller_0[9]
VGA_G[0] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[0]
VGA_G[1] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[1]
VGA_G[2] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[2]
VGA_G[3] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[3]
VGA_G[4] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[4]
VGA_G[5] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[5]
VGA_G[6] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[6]
VGA_G[7] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[7]
VGA_G[8] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[8]
VGA_G[9] <= unnamed:inst.VGA_G_from_the_video_vga_controller_0[9]
VGA_R[0] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[0]
VGA_R[1] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[1]
VGA_R[2] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[2]
VGA_R[3] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[3]
VGA_R[4] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[4]
VGA_R[5] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[5]
VGA_R[6] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[6]
VGA_R[7] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[7]
VGA_R[8] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[8]
VGA_R[9] <= unnamed:inst.VGA_R_from_the_video_vga_controller_0[9]


|ECE423_soc|unnamed:inst
clk_0 => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.clk
clk_0 => Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.i_clock
clk_0 => button_pio_s1_arbitrator:the_button_pio_s1.clk
clk_0 => button_pio:the_button_pio.clk
clk_0 => cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module.clk
clk_0 => cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master.clk
clk_0 => cpu_0_data_master_arbitrator:the_cpu_0_data_master.clk
clk_0 => cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master.clk
clk_0 => cpu_0:the_cpu_0.clk
clk_0 => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0.clk
clk_0 => jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave.clk
clk_0 => jtag_uart_0:the_jtag_uart_0.clk
clk_0 => sdram_0_s1_arbitrator:the_sdram_0_s1.clk
clk_0 => sdram_0:the_sdram_0.clk
clk_0 => sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave.clk
clk_0 => sram_0:the_sram_0.clk
clk_0 => sysid_control_slave_arbitrator:the_sysid_control_slave.clk
clk_0 => timer_0_s1_arbitrator:the_timer_0_s1.clk
clk_0 => timer_0:the_timer_0.clk
clk_0 => video_clipper_0_avalon_clipper_sink_arbitrator:the_video_clipper_0_avalon_clipper_sink.clk
clk_0 => video_clipper_0_avalon_clipper_source_arbitrator:the_video_clipper_0_avalon_clipper_source.clk
clk_0 => video_clipper_0:the_video_clipper_0.clk
clk_0 => video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_sink.clk
clk_0 => video_dual_clock_buffer_0:the_video_dual_clock_buffer_0.clk_stream_in
clk_0 => video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave.clk
clk_0 => video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master.clk
clk_0 => video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_source.clk
clk_0 => video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0.clk
clk_0 => video_rgb_resampler_0_avalon_rgb_sink_arbitrator:the_video_rgb_resampler_0_avalon_rgb_sink.clk
clk_0 => video_rgb_resampler_0_avalon_rgb_source_arbitrator:the_video_rgb_resampler_0_avalon_rgb_source.clk
clk_0 => video_rgb_resampler_0:the_video_rgb_resampler_0.clk
clk_0 => video_scaler_0_avalon_scaler_sink_arbitrator:the_video_scaler_0_avalon_scaler_sink.clk
clk_0 => video_scaler_0_avalon_scaler_source_arbitrator:the_video_scaler_0_avalon_scaler_source.clk
clk_0 => video_scaler_0:the_video_scaler_0.clk
clk_0 => unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch.clk
clk_1 => video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_source.clk
clk_1 => video_dual_clock_buffer_0:the_video_dual_clock_buffer_0.clk_stream_out
clk_1 => video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink.clk
clk_1 => video_vga_controller_0:the_video_vga_controller_0.clk
clk_1 => unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch.clk
reset_n => reset_n_sources.IN1
b_SD_cmd_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_cmd
b_SD_dat3_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_dat3
b_SD_dat_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_dat
o_SD_clock_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <= Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.o_SD_clock
in_port_to_the_button_pio[0] => button_pio:the_button_pio.in_port[0]
in_port_to_the_button_pio[1] => button_pio:the_button_pio.in_port[1]
in_port_to_the_button_pio[2] => button_pio:the_button_pio.in_port[2]
in_port_to_the_button_pio[3] => button_pio:the_button_pio.in_port[3]
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr[0]
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr[1]
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr[2]
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr[3]
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr[4]
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr[5]
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr[6]
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr[7]
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr[8]
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr[9]
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr[10]
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr[11]
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba[0]
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba[1]
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq[0]
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq[1]
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq[2]
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq[3]
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq[4]
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq[5]
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq[6]
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq[7]
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq[8]
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq[9]
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq[10]
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq[11]
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq[12]
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq[13]
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq[14]
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq[15]
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm[0]
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm[1]
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
SRAM_ADDR_from_the_sram_0[0] <= sram_0:the_sram_0.SRAM_ADDR[0]
SRAM_ADDR_from_the_sram_0[1] <= sram_0:the_sram_0.SRAM_ADDR[1]
SRAM_ADDR_from_the_sram_0[2] <= sram_0:the_sram_0.SRAM_ADDR[2]
SRAM_ADDR_from_the_sram_0[3] <= sram_0:the_sram_0.SRAM_ADDR[3]
SRAM_ADDR_from_the_sram_0[4] <= sram_0:the_sram_0.SRAM_ADDR[4]
SRAM_ADDR_from_the_sram_0[5] <= sram_0:the_sram_0.SRAM_ADDR[5]
SRAM_ADDR_from_the_sram_0[6] <= sram_0:the_sram_0.SRAM_ADDR[6]
SRAM_ADDR_from_the_sram_0[7] <= sram_0:the_sram_0.SRAM_ADDR[7]
SRAM_ADDR_from_the_sram_0[8] <= sram_0:the_sram_0.SRAM_ADDR[8]
SRAM_ADDR_from_the_sram_0[9] <= sram_0:the_sram_0.SRAM_ADDR[9]
SRAM_ADDR_from_the_sram_0[10] <= sram_0:the_sram_0.SRAM_ADDR[10]
SRAM_ADDR_from_the_sram_0[11] <= sram_0:the_sram_0.SRAM_ADDR[11]
SRAM_ADDR_from_the_sram_0[12] <= sram_0:the_sram_0.SRAM_ADDR[12]
SRAM_ADDR_from_the_sram_0[13] <= sram_0:the_sram_0.SRAM_ADDR[13]
SRAM_ADDR_from_the_sram_0[14] <= sram_0:the_sram_0.SRAM_ADDR[14]
SRAM_ADDR_from_the_sram_0[15] <= sram_0:the_sram_0.SRAM_ADDR[15]
SRAM_ADDR_from_the_sram_0[16] <= sram_0:the_sram_0.SRAM_ADDR[16]
SRAM_ADDR_from_the_sram_0[17] <= sram_0:the_sram_0.SRAM_ADDR[17]
SRAM_CE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_CE_N
SRAM_DQ_to_and_from_the_sram_0[0] <> sram_0:the_sram_0.SRAM_DQ[0]
SRAM_DQ_to_and_from_the_sram_0[1] <> sram_0:the_sram_0.SRAM_DQ[1]
SRAM_DQ_to_and_from_the_sram_0[2] <> sram_0:the_sram_0.SRAM_DQ[2]
SRAM_DQ_to_and_from_the_sram_0[3] <> sram_0:the_sram_0.SRAM_DQ[3]
SRAM_DQ_to_and_from_the_sram_0[4] <> sram_0:the_sram_0.SRAM_DQ[4]
SRAM_DQ_to_and_from_the_sram_0[5] <> sram_0:the_sram_0.SRAM_DQ[5]
SRAM_DQ_to_and_from_the_sram_0[6] <> sram_0:the_sram_0.SRAM_DQ[6]
SRAM_DQ_to_and_from_the_sram_0[7] <> sram_0:the_sram_0.SRAM_DQ[7]
SRAM_DQ_to_and_from_the_sram_0[8] <> sram_0:the_sram_0.SRAM_DQ[8]
SRAM_DQ_to_and_from_the_sram_0[9] <> sram_0:the_sram_0.SRAM_DQ[9]
SRAM_DQ_to_and_from_the_sram_0[10] <> sram_0:the_sram_0.SRAM_DQ[10]
SRAM_DQ_to_and_from_the_sram_0[11] <> sram_0:the_sram_0.SRAM_DQ[11]
SRAM_DQ_to_and_from_the_sram_0[12] <> sram_0:the_sram_0.SRAM_DQ[12]
SRAM_DQ_to_and_from_the_sram_0[13] <> sram_0:the_sram_0.SRAM_DQ[13]
SRAM_DQ_to_and_from_the_sram_0[14] <> sram_0:the_sram_0.SRAM_DQ[14]
SRAM_DQ_to_and_from_the_sram_0[15] <> sram_0:the_sram_0.SRAM_DQ[15]
SRAM_LB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_LB_N
SRAM_OE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_OE_N
SRAM_UB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_UB_N
SRAM_WE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_WE_N
VGA_BLANK_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_BLANK
VGA_B_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[0]
VGA_B_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[1]
VGA_B_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[2]
VGA_B_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[3]
VGA_B_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[4]
VGA_B_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[5]
VGA_B_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[6]
VGA_B_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[7]
VGA_B_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[8]
VGA_B_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_B[9]
VGA_CLK_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_CLK
VGA_G_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[0]
VGA_G_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[1]
VGA_G_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[2]
VGA_G_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[3]
VGA_G_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[4]
VGA_G_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[5]
VGA_G_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[6]
VGA_G_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[7]
VGA_G_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[8]
VGA_G_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_G[9]
VGA_HS_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_HS
VGA_R_from_the_video_vga_controller_0[0] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[0]
VGA_R_from_the_video_vga_controller_0[1] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[1]
VGA_R_from_the_video_vga_controller_0[2] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[2]
VGA_R_from_the_video_vga_controller_0[3] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[3]
VGA_R_from_the_video_vga_controller_0[4] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[4]
VGA_R_from_the_video_vga_controller_0[5] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[5]
VGA_R_from_the_video_vga_controller_0[6] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[6]
VGA_R_from_the_video_vga_controller_0[7] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[7]
VGA_R_from_the_video_vga_controller_0[8] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[8]
VGA_R_from_the_video_vga_controller_0[9] <= video_vga_controller_0:the_video_vga_controller_0.VGA_R[9]
VGA_SYNC_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_SYNC
VGA_VS_from_the_video_vga_controller_0 <= video_vga_controller_0:the_video_vga_controller_0.VGA_VS


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[0] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[1] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[10] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[11] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[12] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[13] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[14] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[15] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[16] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[17] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[18] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[19] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[20] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[21] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[22] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[23] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[24] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[25] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[26] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[27] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[28] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[29] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[30] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[31] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waits_for_read.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waits_for_write.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa.DATAIN
clk => d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[5].DATAIN
cpu_0_data_master_address_to_slave[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[6].DATAIN
cpu_0_data_master_address_to_slave[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[7].DATAIN
cpu_0_data_master_address_to_slave[10] => Equal0.IN49
cpu_0_data_master_address_to_slave[11] => Equal0.IN48
cpu_0_data_master_address_to_slave[12] => Equal0.IN47
cpu_0_data_master_address_to_slave[13] => Equal0.IN46
cpu_0_data_master_address_to_slave[14] => Equal0.IN45
cpu_0_data_master_address_to_slave[15] => Equal0.IN44
cpu_0_data_master_address_to_slave[16] => Equal0.IN43
cpu_0_data_master_address_to_slave[17] => Equal0.IN42
cpu_0_data_master_address_to_slave[18] => Equal0.IN41
cpu_0_data_master_address_to_slave[19] => Equal0.IN40
cpu_0_data_master_address_to_slave[20] => Equal0.IN39
cpu_0_data_master_address_to_slave[21] => Equal0.IN38
cpu_0_data_master_address_to_slave[22] => Equal0.IN37
cpu_0_data_master_address_to_slave[23] => Equal0.IN36
cpu_0_data_master_address_to_slave[24] => Equal0.IN35
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_read => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read.IN1
cpu_0_data_master_read => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_write => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write.IN1
cpu_0_data_master_write => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[31].DATAIN
reset_n => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reset_n.DATAIN
reset_n => d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.PRESET
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_chipselect <= internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= internal_cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= cpu_0_data_master_read_data_valid_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= internal_cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer <= d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0
i_avalon_chip_select => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_chip_select
i_avalon_address[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[0]
i_avalon_address[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[1]
i_avalon_address[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[2]
i_avalon_address[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[3]
i_avalon_address[4] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[4]
i_avalon_address[5] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[5]
i_avalon_address[6] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[6]
i_avalon_address[7] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[7]
i_avalon_read => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_read
i_avalon_write => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_write
i_avalon_byteenable[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[0]
i_avalon_byteenable[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[1]
i_avalon_byteenable[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[2]
i_avalon_byteenable[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[3]
i_avalon_writedata[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[0]
i_avalon_writedata[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[1]
i_avalon_writedata[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[2]
i_avalon_writedata[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[3]
i_avalon_writedata[4] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[4]
i_avalon_writedata[5] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[5]
i_avalon_writedata[6] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[6]
i_avalon_writedata[7] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[7]
i_avalon_writedata[8] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[8]
i_avalon_writedata[9] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[9]
i_avalon_writedata[10] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[10]
i_avalon_writedata[11] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[11]
i_avalon_writedata[12] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[12]
i_avalon_writedata[13] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[13]
i_avalon_writedata[14] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[14]
i_avalon_writedata[15] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[15]
i_avalon_writedata[16] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[16]
i_avalon_writedata[17] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[17]
i_avalon_writedata[18] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[18]
i_avalon_writedata[19] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[19]
i_avalon_writedata[20] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[20]
i_avalon_writedata[21] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[21]
i_avalon_writedata[22] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[22]
i_avalon_writedata[23] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[23]
i_avalon_writedata[24] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[24]
i_avalon_writedata[25] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[25]
i_avalon_writedata[26] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[26]
i_avalon_writedata[27] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[27]
i_avalon_writedata[28] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[28]
i_avalon_writedata[29] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[29]
i_avalon_writedata[30] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[30]
i_avalon_writedata[31] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[31]
o_avalon_readdata[0] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[0]
o_avalon_readdata[1] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[1]
o_avalon_readdata[2] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[2]
o_avalon_readdata[3] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[3]
o_avalon_readdata[4] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[4]
o_avalon_readdata[5] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[5]
o_avalon_readdata[6] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[6]
o_avalon_readdata[7] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[7]
o_avalon_readdata[8] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[8]
o_avalon_readdata[9] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[9]
o_avalon_readdata[10] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[10]
o_avalon_readdata[11] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[11]
o_avalon_readdata[12] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[12]
o_avalon_readdata[13] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[13]
o_avalon_readdata[14] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[14]
o_avalon_readdata[15] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[15]
o_avalon_readdata[16] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[16]
o_avalon_readdata[17] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[17]
o_avalon_readdata[18] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[18]
o_avalon_readdata[19] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[19]
o_avalon_readdata[20] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[20]
o_avalon_readdata[21] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[21]
o_avalon_readdata[22] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[22]
o_avalon_readdata[23] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[23]
o_avalon_readdata[24] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[24]
o_avalon_readdata[25] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[25]
o_avalon_readdata[26] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[26]
o_avalon_readdata[27] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[27]
o_avalon_readdata[28] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[28]
o_avalon_readdata[29] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[29]
o_avalon_readdata[30] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[30]
o_avalon_readdata[31] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[31]
o_avalon_waitrequest <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_waitrequest
i_clock => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_clock
i_reset_n => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_reset_n
b_SD_cmd <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_cmd
b_SD_dat <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_dat
b_SD_dat3 <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_dat3
o_SD_clock <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_SD_clock


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0
i_clock => Altera_UP_SD_Card_Interface:SD_Card_Port.i_clock
i_clock => argument_reg[0].CLK
i_clock => argument_reg[1].CLK
i_clock => argument_reg[2].CLK
i_clock => argument_reg[3].CLK
i_clock => argument_reg[4].CLK
i_clock => argument_reg[5].CLK
i_clock => argument_reg[6].CLK
i_clock => argument_reg[7].CLK
i_clock => argument_reg[8].CLK
i_clock => argument_reg[9].CLK
i_clock => argument_reg[10].CLK
i_clock => argument_reg[11].CLK
i_clock => argument_reg[12].CLK
i_clock => argument_reg[13].CLK
i_clock => argument_reg[14].CLK
i_clock => argument_reg[15].CLK
i_clock => argument_reg[16].CLK
i_clock => argument_reg[17].CLK
i_clock => argument_reg[18].CLK
i_clock => argument_reg[19].CLK
i_clock => argument_reg[20].CLK
i_clock => argument_reg[21].CLK
i_clock => argument_reg[22].CLK
i_clock => argument_reg[23].CLK
i_clock => argument_reg[24].CLK
i_clock => argument_reg[25].CLK
i_clock => argument_reg[26].CLK
i_clock => argument_reg[27].CLK
i_clock => argument_reg[28].CLK
i_clock => argument_reg[29].CLK
i_clock => argument_reg[30].CLK
i_clock => argument_reg[31].CLK
i_clock => command_ID_reg[0].CLK
i_clock => command_ID_reg[1].CLK
i_clock => command_ID_reg[2].CLK
i_clock => command_ID_reg[3].CLK
i_clock => command_ID_reg[4].CLK
i_clock => command_ID_reg[5].CLK
i_clock => auxiliary_status_reg[0].CLK
i_clock => auxiliary_status_reg[1].CLK
i_clock => auxiliary_status_reg[2].CLK
i_clock => auxiliary_status_reg[3].CLK
i_clock => auxiliary_status_reg[4].CLK
i_clock => auxiliary_status_reg[5].CLK
i_clock => avalon_byteenable[0].CLK
i_clock => avalon_byteenable[1].CLK
i_clock => avalon_byteenable[2].CLK
i_clock => avalon_byteenable[3].CLK
i_clock => buffer_data_in_reg[0].CLK
i_clock => buffer_data_in_reg[1].CLK
i_clock => buffer_data_in_reg[2].CLK
i_clock => buffer_data_in_reg[3].CLK
i_clock => buffer_data_in_reg[4].CLK
i_clock => buffer_data_in_reg[5].CLK
i_clock => buffer_data_in_reg[6].CLK
i_clock => buffer_data_in_reg[7].CLK
i_clock => buffer_data_in_reg[8].CLK
i_clock => buffer_data_in_reg[9].CLK
i_clock => buffer_data_in_reg[10].CLK
i_clock => buffer_data_in_reg[11].CLK
i_clock => buffer_data_in_reg[12].CLK
i_clock => buffer_data_in_reg[13].CLK
i_clock => buffer_data_in_reg[14].CLK
i_clock => buffer_data_in_reg[15].CLK
i_clock => buffer_data_in_reg[16].CLK
i_clock => buffer_data_in_reg[17].CLK
i_clock => buffer_data_in_reg[18].CLK
i_clock => buffer_data_in_reg[19].CLK
i_clock => buffer_data_in_reg[20].CLK
i_clock => buffer_data_in_reg[21].CLK
i_clock => buffer_data_in_reg[22].CLK
i_clock => buffer_data_in_reg[23].CLK
i_clock => buffer_data_in_reg[24].CLK
i_clock => buffer_data_in_reg[25].CLK
i_clock => buffer_data_in_reg[26].CLK
i_clock => buffer_data_in_reg[27].CLK
i_clock => buffer_data_in_reg[28].CLK
i_clock => buffer_data_in_reg[29].CLK
i_clock => buffer_data_in_reg[30].CLK
i_clock => buffer_data_in_reg[31].CLK
i_clock => buffer_data_out_reg[0].CLK
i_clock => buffer_data_out_reg[1].CLK
i_clock => buffer_data_out_reg[2].CLK
i_clock => buffer_data_out_reg[3].CLK
i_clock => buffer_data_out_reg[4].CLK
i_clock => buffer_data_out_reg[5].CLK
i_clock => buffer_data_out_reg[6].CLK
i_clock => buffer_data_out_reg[7].CLK
i_clock => buffer_data_out_reg[8].CLK
i_clock => buffer_data_out_reg[9].CLK
i_clock => buffer_data_out_reg[10].CLK
i_clock => buffer_data_out_reg[11].CLK
i_clock => buffer_data_out_reg[12].CLK
i_clock => buffer_data_out_reg[13].CLK
i_clock => buffer_data_out_reg[14].CLK
i_clock => buffer_data_out_reg[15].CLK
i_clock => buffer_data_out_reg[16].CLK
i_clock => buffer_data_out_reg[17].CLK
i_clock => buffer_data_out_reg[18].CLK
i_clock => buffer_data_out_reg[19].CLK
i_clock => buffer_data_out_reg[20].CLK
i_clock => buffer_data_out_reg[21].CLK
i_clock => buffer_data_out_reg[22].CLK
i_clock => buffer_data_out_reg[23].CLK
i_clock => buffer_data_out_reg[24].CLK
i_clock => buffer_data_out_reg[25].CLK
i_clock => buffer_data_out_reg[26].CLK
i_clock => buffer_data_out_reg[27].CLK
i_clock => buffer_data_out_reg[28].CLK
i_clock => buffer_data_out_reg[29].CLK
i_clock => buffer_data_out_reg[30].CLK
i_clock => buffer_data_out_reg[31].CLK
i_clock => avalon_address[0].CLK
i_clock => avalon_address[1].CLK
i_clock => avalon_address[2].CLK
i_clock => avalon_address[3].CLK
i_clock => avalon_address[4].CLK
i_clock => avalon_address[5].CLK
i_clock => avalon_address[6].CLK
i_clock => current_cmd_state~1.DATAIN
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_Card_Interface:SD_Card_Port.i_reset_n
i_reset_n => avalon_byteenable[0].ACLR
i_reset_n => avalon_byteenable[1].ACLR
i_reset_n => avalon_byteenable[2].ACLR
i_reset_n => avalon_byteenable[3].ACLR
i_reset_n => buffer_data_in_reg[0].ACLR
i_reset_n => buffer_data_in_reg[1].ACLR
i_reset_n => buffer_data_in_reg[2].ACLR
i_reset_n => buffer_data_in_reg[3].ACLR
i_reset_n => buffer_data_in_reg[4].ACLR
i_reset_n => buffer_data_in_reg[5].ACLR
i_reset_n => buffer_data_in_reg[6].ACLR
i_reset_n => buffer_data_in_reg[7].ACLR
i_reset_n => buffer_data_in_reg[8].ACLR
i_reset_n => buffer_data_in_reg[9].ACLR
i_reset_n => buffer_data_in_reg[10].ACLR
i_reset_n => buffer_data_in_reg[11].ACLR
i_reset_n => buffer_data_in_reg[12].ACLR
i_reset_n => buffer_data_in_reg[13].ACLR
i_reset_n => buffer_data_in_reg[14].ACLR
i_reset_n => buffer_data_in_reg[15].ACLR
i_reset_n => buffer_data_in_reg[16].ACLR
i_reset_n => buffer_data_in_reg[17].ACLR
i_reset_n => buffer_data_in_reg[18].ACLR
i_reset_n => buffer_data_in_reg[19].ACLR
i_reset_n => buffer_data_in_reg[20].ACLR
i_reset_n => buffer_data_in_reg[21].ACLR
i_reset_n => buffer_data_in_reg[22].ACLR
i_reset_n => buffer_data_in_reg[23].ACLR
i_reset_n => buffer_data_in_reg[24].ACLR
i_reset_n => buffer_data_in_reg[25].ACLR
i_reset_n => buffer_data_in_reg[26].ACLR
i_reset_n => buffer_data_in_reg[27].ACLR
i_reset_n => buffer_data_in_reg[28].ACLR
i_reset_n => buffer_data_in_reg[29].ACLR
i_reset_n => buffer_data_in_reg[30].ACLR
i_reset_n => buffer_data_in_reg[31].ACLR
i_reset_n => buffer_data_out_reg[0].ACLR
i_reset_n => buffer_data_out_reg[1].ACLR
i_reset_n => buffer_data_out_reg[2].ACLR
i_reset_n => buffer_data_out_reg[3].ACLR
i_reset_n => buffer_data_out_reg[4].ACLR
i_reset_n => buffer_data_out_reg[5].ACLR
i_reset_n => buffer_data_out_reg[6].ACLR
i_reset_n => buffer_data_out_reg[7].ACLR
i_reset_n => buffer_data_out_reg[8].ACLR
i_reset_n => buffer_data_out_reg[9].ACLR
i_reset_n => buffer_data_out_reg[10].ACLR
i_reset_n => buffer_data_out_reg[11].ACLR
i_reset_n => buffer_data_out_reg[12].ACLR
i_reset_n => buffer_data_out_reg[13].ACLR
i_reset_n => buffer_data_out_reg[14].ACLR
i_reset_n => buffer_data_out_reg[15].ACLR
i_reset_n => buffer_data_out_reg[16].ACLR
i_reset_n => buffer_data_out_reg[17].ACLR
i_reset_n => buffer_data_out_reg[18].ACLR
i_reset_n => buffer_data_out_reg[19].ACLR
i_reset_n => buffer_data_out_reg[20].ACLR
i_reset_n => buffer_data_out_reg[21].ACLR
i_reset_n => buffer_data_out_reg[22].ACLR
i_reset_n => buffer_data_out_reg[23].ACLR
i_reset_n => buffer_data_out_reg[24].ACLR
i_reset_n => buffer_data_out_reg[25].ACLR
i_reset_n => buffer_data_out_reg[26].ACLR
i_reset_n => buffer_data_out_reg[27].ACLR
i_reset_n => buffer_data_out_reg[28].ACLR
i_reset_n => buffer_data_out_reg[29].ACLR
i_reset_n => buffer_data_out_reg[30].ACLR
i_reset_n => buffer_data_out_reg[31].ACLR
i_reset_n => avalon_address[0].ACLR
i_reset_n => avalon_address[1].ACLR
i_reset_n => avalon_address[2].ACLR
i_reset_n => avalon_address[3].ACLR
i_reset_n => avalon_address[4].ACLR
i_reset_n => avalon_address[5].ACLR
i_reset_n => avalon_address[6].ACLR
i_reset_n => command_ID_reg[0].ACLR
i_reset_n => command_ID_reg[1].ACLR
i_reset_n => command_ID_reg[2].ACLR
i_reset_n => command_ID_reg[3].ACLR
i_reset_n => command_ID_reg[4].ACLR
i_reset_n => command_ID_reg[5].ACLR
i_reset_n => auxiliary_status_reg[0].ACLR
i_reset_n => auxiliary_status_reg[1].ACLR
i_reset_n => auxiliary_status_reg[2].ACLR
i_reset_n => auxiliary_status_reg[3].ACLR
i_reset_n => auxiliary_status_reg[4].ACLR
i_reset_n => auxiliary_status_reg[5].ACLR
i_reset_n => argument_reg[0].ACLR
i_reset_n => argument_reg[1].ACLR
i_reset_n => argument_reg[2].ACLR
i_reset_n => argument_reg[3].ACLR
i_reset_n => argument_reg[4].ACLR
i_reset_n => argument_reg[5].ACLR
i_reset_n => argument_reg[6].ACLR
i_reset_n => argument_reg[7].ACLR
i_reset_n => argument_reg[8].ACLR
i_reset_n => argument_reg[9].ACLR
i_reset_n => argument_reg[10].ACLR
i_reset_n => argument_reg[11].ACLR
i_reset_n => argument_reg[12].ACLR
i_reset_n => argument_reg[13].ACLR
i_reset_n => argument_reg[14].ACLR
i_reset_n => argument_reg[15].ACLR
i_reset_n => argument_reg[16].ACLR
i_reset_n => argument_reg[17].ACLR
i_reset_n => argument_reg[18].ACLR
i_reset_n => argument_reg[19].ACLR
i_reset_n => argument_reg[20].ACLR
i_reset_n => argument_reg[21].ACLR
i_reset_n => argument_reg[22].ACLR
i_reset_n => argument_reg[23].ACLR
i_reset_n => argument_reg[24].ACLR
i_reset_n => argument_reg[25].ACLR
i_reset_n => argument_reg[26].ACLR
i_reset_n => argument_reg[27].ACLR
i_reset_n => argument_reg[28].ACLR
i_reset_n => argument_reg[29].ACLR
i_reset_n => argument_reg[30].ACLR
i_reset_n => argument_reg[31].ACLR
i_reset_n => current_cmd_state~3.DATAIN
i_reset_n => current_state~3.DATAIN
i_avalon_address[0] => Equal4.IN15
i_avalon_address[0] => Equal5.IN15
i_avalon_address[0] => Equal6.IN15
i_avalon_address[0] => Equal7.IN15
i_avalon_address[0] => Equal8.IN15
i_avalon_address[0] => Equal9.IN15
i_avalon_address[0] => Equal10.IN15
i_avalon_address[0] => Equal11.IN15
i_avalon_address[0] => Equal12.IN15
i_avalon_address[0] => Equal13.IN15
i_avalon_address[0] => Equal14.IN15
i_avalon_address[0] => Equal15.IN15
i_avalon_address[0] => Equal16.IN15
i_avalon_address[0] => Equal17.IN15
i_avalon_address[0] => avalon_address[0].DATAIN
i_avalon_address[1] => Equal4.IN14
i_avalon_address[1] => Equal5.IN14
i_avalon_address[1] => Equal6.IN14
i_avalon_address[1] => Equal7.IN14
i_avalon_address[1] => Equal8.IN14
i_avalon_address[1] => Equal9.IN14
i_avalon_address[1] => Equal10.IN14
i_avalon_address[1] => Equal11.IN14
i_avalon_address[1] => Equal12.IN14
i_avalon_address[1] => Equal13.IN14
i_avalon_address[1] => Equal14.IN14
i_avalon_address[1] => Equal15.IN14
i_avalon_address[1] => Equal16.IN14
i_avalon_address[1] => Equal17.IN14
i_avalon_address[1] => avalon_address[1].DATAIN
i_avalon_address[2] => Equal4.IN13
i_avalon_address[2] => Equal5.IN13
i_avalon_address[2] => Equal6.IN13
i_avalon_address[2] => Equal7.IN13
i_avalon_address[2] => Equal8.IN13
i_avalon_address[2] => Equal9.IN13
i_avalon_address[2] => Equal10.IN13
i_avalon_address[2] => Equal11.IN13
i_avalon_address[2] => Equal12.IN13
i_avalon_address[2] => Equal13.IN13
i_avalon_address[2] => Equal14.IN13
i_avalon_address[2] => Equal15.IN13
i_avalon_address[2] => Equal16.IN13
i_avalon_address[2] => Equal17.IN13
i_avalon_address[2] => avalon_address[2].DATAIN
i_avalon_address[3] => Equal4.IN12
i_avalon_address[3] => Equal5.IN12
i_avalon_address[3] => Equal6.IN12
i_avalon_address[3] => Equal7.IN12
i_avalon_address[3] => Equal8.IN12
i_avalon_address[3] => Equal9.IN12
i_avalon_address[3] => Equal10.IN12
i_avalon_address[3] => Equal11.IN12
i_avalon_address[3] => Equal12.IN12
i_avalon_address[3] => Equal13.IN12
i_avalon_address[3] => Equal14.IN12
i_avalon_address[3] => Equal15.IN12
i_avalon_address[3] => Equal16.IN12
i_avalon_address[3] => Equal17.IN12
i_avalon_address[3] => avalon_address[3].DATAIN
i_avalon_address[4] => Equal4.IN11
i_avalon_address[4] => Equal5.IN11
i_avalon_address[4] => Equal6.IN11
i_avalon_address[4] => Equal7.IN11
i_avalon_address[4] => Equal8.IN11
i_avalon_address[4] => Equal9.IN11
i_avalon_address[4] => Equal10.IN11
i_avalon_address[4] => Equal11.IN11
i_avalon_address[4] => Equal12.IN11
i_avalon_address[4] => Equal13.IN11
i_avalon_address[4] => Equal14.IN11
i_avalon_address[4] => Equal15.IN11
i_avalon_address[4] => Equal16.IN11
i_avalon_address[4] => Equal17.IN11
i_avalon_address[4] => avalon_address[4].DATAIN
i_avalon_address[5] => Equal4.IN10
i_avalon_address[5] => Equal5.IN10
i_avalon_address[5] => Equal6.IN10
i_avalon_address[5] => Equal7.IN10
i_avalon_address[5] => Equal8.IN10
i_avalon_address[5] => Equal9.IN10
i_avalon_address[5] => Equal10.IN10
i_avalon_address[5] => Equal11.IN10
i_avalon_address[5] => Equal12.IN10
i_avalon_address[5] => Equal13.IN10
i_avalon_address[5] => Equal14.IN10
i_avalon_address[5] => Equal15.IN10
i_avalon_address[5] => Equal16.IN10
i_avalon_address[5] => Equal17.IN10
i_avalon_address[5] => avalon_address[5].DATAIN
i_avalon_address[6] => Equal4.IN9
i_avalon_address[6] => Equal5.IN9
i_avalon_address[6] => Equal6.IN9
i_avalon_address[6] => Equal7.IN9
i_avalon_address[6] => Equal8.IN9
i_avalon_address[6] => Equal9.IN9
i_avalon_address[6] => Equal10.IN9
i_avalon_address[6] => Equal11.IN9
i_avalon_address[6] => Equal12.IN9
i_avalon_address[6] => Equal13.IN9
i_avalon_address[6] => Equal14.IN9
i_avalon_address[6] => Equal15.IN9
i_avalon_address[6] => Equal16.IN9
i_avalon_address[6] => Equal17.IN9
i_avalon_address[6] => avalon_address[6].DATAIN
i_avalon_address[7] => Equal4.IN8
i_avalon_address[7] => Equal5.IN8
i_avalon_address[7] => Equal6.IN8
i_avalon_address[7] => Equal7.IN8
i_avalon_address[7] => Equal8.IN8
i_avalon_address[7] => Equal9.IN8
i_avalon_address[7] => Equal10.IN8
i_avalon_address[7] => Equal11.IN8
i_avalon_address[7] => Equal12.IN8
i_avalon_address[7] => Equal13.IN8
i_avalon_address[7] => Equal14.IN8
i_avalon_address[7] => Equal15.IN8
i_avalon_address[7] => Equal16.IN8
i_avalon_address[7] => Equal17.IN8
i_avalon_address[7] => read_buffer_request.IN0
i_avalon_chip_select => read_buffer_request.IN1
i_avalon_chip_select => command_ready.IN0
i_avalon_read => read_buffer_request.IN1
i_avalon_write => write_buffer_request.IN1
i_avalon_write => command_ready.IN1
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => avalon_byteenable[0].DATAIN
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => avalon_byteenable[1].DATAIN
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => avalon_byteenable[2].DATAIN
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => avalon_byteenable[3].DATAIN
i_avalon_writedata[0] => argument_reg.DATAB
i_avalon_writedata[0] => buffer_data_in_reg[0].DATAIN
i_avalon_writedata[0] => command_ID_reg[0].DATAIN
i_avalon_writedata[1] => argument_reg.DATAB
i_avalon_writedata[1] => buffer_data_in_reg[1].DATAIN
i_avalon_writedata[1] => command_ID_reg[1].DATAIN
i_avalon_writedata[2] => argument_reg.DATAB
i_avalon_writedata[2] => buffer_data_in_reg[2].DATAIN
i_avalon_writedata[2] => command_ID_reg[2].DATAIN
i_avalon_writedata[3] => argument_reg.DATAB
i_avalon_writedata[3] => buffer_data_in_reg[3].DATAIN
i_avalon_writedata[3] => command_ID_reg[3].DATAIN
i_avalon_writedata[4] => argument_reg.DATAB
i_avalon_writedata[4] => buffer_data_in_reg[4].DATAIN
i_avalon_writedata[4] => command_ID_reg[4].DATAIN
i_avalon_writedata[5] => argument_reg.DATAB
i_avalon_writedata[5] => buffer_data_in_reg[5].DATAIN
i_avalon_writedata[5] => command_ID_reg[5].DATAIN
i_avalon_writedata[6] => argument_regs_processing.IN1
i_avalon_writedata[6] => argument_reg.DATAB
i_avalon_writedata[6] => buffer_data_in_reg[6].DATAIN
i_avalon_writedata[7] => argument_reg.DATAB
i_avalon_writedata[7] => buffer_data_in_reg[7].DATAIN
i_avalon_writedata[8] => argument_reg.DATAB
i_avalon_writedata[8] => buffer_data_in_reg[8].DATAIN
i_avalon_writedata[9] => argument_reg.DATAB
i_avalon_writedata[9] => buffer_data_in_reg[9].DATAIN
i_avalon_writedata[10] => argument_reg.DATAB
i_avalon_writedata[10] => buffer_data_in_reg[10].DATAIN
i_avalon_writedata[11] => argument_reg.DATAB
i_avalon_writedata[11] => buffer_data_in_reg[11].DATAIN
i_avalon_writedata[12] => argument_reg.DATAB
i_avalon_writedata[12] => buffer_data_in_reg[12].DATAIN
i_avalon_writedata[13] => argument_reg.DATAB
i_avalon_writedata[13] => buffer_data_in_reg[13].DATAIN
i_avalon_writedata[14] => argument_reg.DATAB
i_avalon_writedata[14] => buffer_data_in_reg[14].DATAIN
i_avalon_writedata[15] => argument_reg.DATAB
i_avalon_writedata[15] => buffer_data_in_reg[15].DATAIN
i_avalon_writedata[16] => argument_reg.DATAB
i_avalon_writedata[16] => buffer_data_in_reg[16].DATAIN
i_avalon_writedata[17] => argument_reg.DATAB
i_avalon_writedata[17] => buffer_data_in_reg[17].DATAIN
i_avalon_writedata[18] => argument_reg.DATAB
i_avalon_writedata[18] => buffer_data_in_reg[18].DATAIN
i_avalon_writedata[19] => argument_reg.DATAB
i_avalon_writedata[19] => buffer_data_in_reg[19].DATAIN
i_avalon_writedata[20] => argument_reg.DATAB
i_avalon_writedata[20] => buffer_data_in_reg[20].DATAIN
i_avalon_writedata[21] => argument_reg.DATAB
i_avalon_writedata[21] => buffer_data_in_reg[21].DATAIN
i_avalon_writedata[22] => argument_reg.DATAB
i_avalon_writedata[22] => buffer_data_in_reg[22].DATAIN
i_avalon_writedata[23] => argument_reg.DATAB
i_avalon_writedata[23] => buffer_data_in_reg[23].DATAIN
i_avalon_writedata[24] => argument_reg.DATAB
i_avalon_writedata[24] => buffer_data_in_reg[24].DATAIN
i_avalon_writedata[25] => argument_reg.DATAB
i_avalon_writedata[25] => buffer_data_in_reg[25].DATAIN
i_avalon_writedata[26] => argument_reg.DATAB
i_avalon_writedata[26] => buffer_data_in_reg[26].DATAIN
i_avalon_writedata[27] => argument_reg.DATAB
i_avalon_writedata[27] => buffer_data_in_reg[27].DATAIN
i_avalon_writedata[28] => argument_reg.DATAB
i_avalon_writedata[28] => buffer_data_in_reg[28].DATAIN
i_avalon_writedata[29] => argument_reg.DATAB
i_avalon_writedata[29] => buffer_data_in_reg[29].DATAIN
i_avalon_writedata[30] => argument_reg.DATAB
i_avalon_writedata[30] => buffer_data_in_reg[30].DATAIN
i_avalon_writedata[31] => argument_reg.DATAB
i_avalon_writedata[31] => buffer_data_in_reg[31].DATAIN
o_avalon_readdata[0] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[1] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[2] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[3] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[4] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[5] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[6] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[7] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[8] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[9] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[10] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[11] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[12] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[13] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[14] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[15] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[16] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[17] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[18] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[19] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[20] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[21] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[22] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[23] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[24] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[25] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[26] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[27] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[28] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[29] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[30] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[31] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_waitrequest <= o_avalon_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
b_SD_cmd <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_cmd
b_SD_dat <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat
b_SD_dat3 <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat3
o_SD_clock <= Altera_UP_SD_Card_Interface:SD_Card_Port.o_SD_clock


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port
i_clock => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_clock
i_clock => o_buffer_data_out[0]~reg0.CLK
i_clock => o_buffer_data_out[1]~reg0.CLK
i_clock => o_buffer_data_out[2]~reg0.CLK
i_clock => o_buffer_data_out[3]~reg0.CLK
i_clock => o_buffer_data_out[4]~reg0.CLK
i_clock => o_buffer_data_out[5]~reg0.CLK
i_clock => o_buffer_data_out[6]~reg0.CLK
i_clock => o_buffer_data_out[7]~reg0.CLK
i_clock => o_buffer_data_out[8]~reg0.CLK
i_clock => o_buffer_data_out[9]~reg0.CLK
i_clock => o_buffer_data_out[10]~reg0.CLK
i_clock => o_buffer_data_out[11]~reg0.CLK
i_clock => o_buffer_data_out[12]~reg0.CLK
i_clock => o_buffer_data_out[13]~reg0.CLK
i_clock => o_buffer_data_out[14]~reg0.CLK
i_clock => o_buffer_data_out[15]~reg0.CLK
i_clock => SD_REG_status_register_valid.CLK
i_clock => SD_REG_response_R1[0].CLK
i_clock => SD_REG_response_R1[1].CLK
i_clock => SD_REG_response_R1[2].CLK
i_clock => SD_REG_response_R1[3].CLK
i_clock => SD_REG_response_R1[4].CLK
i_clock => SD_REG_response_R1[5].CLK
i_clock => SD_REG_response_R1[6].CLK
i_clock => SD_REG_response_R1[7].CLK
i_clock => SD_REG_response_R1[8].CLK
i_clock => SD_REG_response_R1[9].CLK
i_clock => SD_REG_response_R1[10].CLK
i_clock => SD_REG_response_R1[11].CLK
i_clock => SD_REG_response_R1[12].CLK
i_clock => SD_REG_response_R1[13].CLK
i_clock => SD_REG_response_R1[14].CLK
i_clock => SD_REG_response_R1[15].CLK
i_clock => SD_REG_response_R1[16].CLK
i_clock => SD_REG_response_R1[17].CLK
i_clock => SD_REG_response_R1[18].CLK
i_clock => SD_REG_response_R1[19].CLK
i_clock => SD_REG_response_R1[20].CLK
i_clock => SD_REG_response_R1[21].CLK
i_clock => SD_REG_response_R1[22].CLK
i_clock => SD_REG_response_R1[23].CLK
i_clock => SD_REG_response_R1[24].CLK
i_clock => SD_REG_response_R1[25].CLK
i_clock => SD_REG_response_R1[26].CLK
i_clock => SD_REG_response_R1[27].CLK
i_clock => SD_REG_response_R1[28].CLK
i_clock => SD_REG_response_R1[29].CLK
i_clock => SD_REG_response_R1[30].CLK
i_clock => SD_REG_response_R1[31].CLK
i_clock => SD_REG_status_register[0].CLK
i_clock => SD_REG_status_register[1].CLK
i_clock => SD_REG_status_register[2].CLK
i_clock => SD_REG_status_register[3].CLK
i_clock => SD_REG_status_register[4].CLK
i_clock => SD_REG_status_register[5].CLK
i_clock => SD_REG_status_register[6].CLK
i_clock => SD_REG_status_register[7].CLK
i_clock => SD_REG_status_register[8].CLK
i_clock => SD_REG_status_register[9].CLK
i_clock => SD_REG_status_register[10].CLK
i_clock => SD_REG_status_register[11].CLK
i_clock => SD_REG_status_register[12].CLK
i_clock => SD_REG_status_register[13].CLK
i_clock => SD_REG_status_register[14].CLK
i_clock => SD_REG_status_register[15].CLK
i_clock => SD_REG_status_register[16].CLK
i_clock => SD_REG_status_register[17].CLK
i_clock => SD_REG_status_register[18].CLK
i_clock => SD_REG_status_register[19].CLK
i_clock => SD_REG_status_register[20].CLK
i_clock => SD_REG_status_register[21].CLK
i_clock => SD_REG_status_register[22].CLK
i_clock => SD_REG_status_register[23].CLK
i_clock => SD_REG_status_register[24].CLK
i_clock => SD_REG_status_register[25].CLK
i_clock => SD_REG_status_register[26].CLK
i_clock => SD_REG_status_register[27].CLK
i_clock => SD_REG_status_register[28].CLK
i_clock => SD_REG_status_register[29].CLK
i_clock => SD_REG_status_register[30].CLK
i_clock => SD_REG_status_register[31].CLK
i_clock => SD_REG_card_specific_data[0].CLK
i_clock => SD_REG_card_specific_data[1].CLK
i_clock => SD_REG_card_specific_data[2].CLK
i_clock => SD_REG_card_specific_data[3].CLK
i_clock => SD_REG_card_specific_data[4].CLK
i_clock => SD_REG_card_specific_data[5].CLK
i_clock => SD_REG_card_specific_data[6].CLK
i_clock => SD_REG_card_specific_data[7].CLK
i_clock => SD_REG_card_specific_data[8].CLK
i_clock => SD_REG_card_specific_data[9].CLK
i_clock => SD_REG_card_specific_data[10].CLK
i_clock => SD_REG_card_specific_data[11].CLK
i_clock => SD_REG_card_specific_data[12].CLK
i_clock => SD_REG_card_specific_data[13].CLK
i_clock => SD_REG_card_specific_data[14].CLK
i_clock => SD_REG_card_specific_data[15].CLK
i_clock => SD_REG_card_specific_data[16].CLK
i_clock => SD_REG_card_specific_data[17].CLK
i_clock => SD_REG_card_specific_data[18].CLK
i_clock => SD_REG_card_specific_data[19].CLK
i_clock => SD_REG_card_specific_data[20].CLK
i_clock => SD_REG_card_specific_data[21].CLK
i_clock => SD_REG_card_specific_data[22].CLK
i_clock => SD_REG_card_specific_data[23].CLK
i_clock => SD_REG_card_specific_data[24].CLK
i_clock => SD_REG_card_specific_data[25].CLK
i_clock => SD_REG_card_specific_data[26].CLK
i_clock => SD_REG_card_specific_data[27].CLK
i_clock => SD_REG_card_specific_data[28].CLK
i_clock => SD_REG_card_specific_data[29].CLK
i_clock => SD_REG_card_specific_data[30].CLK
i_clock => SD_REG_card_specific_data[31].CLK
i_clock => SD_REG_card_specific_data[32].CLK
i_clock => SD_REG_card_specific_data[33].CLK
i_clock => SD_REG_card_specific_data[34].CLK
i_clock => SD_REG_card_specific_data[35].CLK
i_clock => SD_REG_card_specific_data[36].CLK
i_clock => SD_REG_card_specific_data[37].CLK
i_clock => SD_REG_card_specific_data[38].CLK
i_clock => SD_REG_card_specific_data[39].CLK
i_clock => SD_REG_card_specific_data[40].CLK
i_clock => SD_REG_card_specific_data[41].CLK
i_clock => SD_REG_card_specific_data[42].CLK
i_clock => SD_REG_card_specific_data[43].CLK
i_clock => SD_REG_card_specific_data[44].CLK
i_clock => SD_REG_card_specific_data[45].CLK
i_clock => SD_REG_card_specific_data[46].CLK
i_clock => SD_REG_card_specific_data[47].CLK
i_clock => SD_REG_card_specific_data[48].CLK
i_clock => SD_REG_card_specific_data[49].CLK
i_clock => SD_REG_card_specific_data[50].CLK
i_clock => SD_REG_card_specific_data[51].CLK
i_clock => SD_REG_card_specific_data[52].CLK
i_clock => SD_REG_card_specific_data[53].CLK
i_clock => SD_REG_card_specific_data[54].CLK
i_clock => SD_REG_card_specific_data[55].CLK
i_clock => SD_REG_card_specific_data[56].CLK
i_clock => SD_REG_card_specific_data[57].CLK
i_clock => SD_REG_card_specific_data[58].CLK
i_clock => SD_REG_card_specific_data[59].CLK
i_clock => SD_REG_card_specific_data[60].CLK
i_clock => SD_REG_card_specific_data[61].CLK
i_clock => SD_REG_card_specific_data[62].CLK
i_clock => SD_REG_card_specific_data[63].CLK
i_clock => SD_REG_card_specific_data[64].CLK
i_clock => SD_REG_card_specific_data[65].CLK
i_clock => SD_REG_card_specific_data[66].CLK
i_clock => SD_REG_card_specific_data[67].CLK
i_clock => SD_REG_card_specific_data[68].CLK
i_clock => SD_REG_card_specific_data[69].CLK
i_clock => SD_REG_card_specific_data[70].CLK
i_clock => SD_REG_card_specific_data[71].CLK
i_clock => SD_REG_card_specific_data[72].CLK
i_clock => SD_REG_card_specific_data[73].CLK
i_clock => SD_REG_card_specific_data[74].CLK
i_clock => SD_REG_card_specific_data[75].CLK
i_clock => SD_REG_card_specific_data[76].CLK
i_clock => SD_REG_card_specific_data[77].CLK
i_clock => SD_REG_card_specific_data[78].CLK
i_clock => SD_REG_card_specific_data[79].CLK
i_clock => SD_REG_card_specific_data[80].CLK
i_clock => SD_REG_card_specific_data[81].CLK
i_clock => SD_REG_card_specific_data[82].CLK
i_clock => SD_REG_card_specific_data[83].CLK
i_clock => SD_REG_card_specific_data[84].CLK
i_clock => SD_REG_card_specific_data[85].CLK
i_clock => SD_REG_card_specific_data[86].CLK
i_clock => SD_REG_card_specific_data[87].CLK
i_clock => SD_REG_card_specific_data[88].CLK
i_clock => SD_REG_card_specific_data[89].CLK
i_clock => SD_REG_card_specific_data[90].CLK
i_clock => SD_REG_card_specific_data[91].CLK
i_clock => SD_REG_card_specific_data[92].CLK
i_clock => SD_REG_card_specific_data[93].CLK
i_clock => SD_REG_card_specific_data[94].CLK
i_clock => SD_REG_card_specific_data[95].CLK
i_clock => SD_REG_card_specific_data[96].CLK
i_clock => SD_REG_card_specific_data[97].CLK
i_clock => SD_REG_card_specific_data[98].CLK
i_clock => SD_REG_card_specific_data[99].CLK
i_clock => SD_REG_card_specific_data[100].CLK
i_clock => SD_REG_card_specific_data[101].CLK
i_clock => SD_REG_card_specific_data[102].CLK
i_clock => SD_REG_card_specific_data[103].CLK
i_clock => SD_REG_card_specific_data[104].CLK
i_clock => SD_REG_card_specific_data[105].CLK
i_clock => SD_REG_card_specific_data[106].CLK
i_clock => SD_REG_card_specific_data[107].CLK
i_clock => SD_REG_card_specific_data[108].CLK
i_clock => SD_REG_card_specific_data[109].CLK
i_clock => SD_REG_card_specific_data[110].CLK
i_clock => SD_REG_card_specific_data[111].CLK
i_clock => SD_REG_card_specific_data[112].CLK
i_clock => SD_REG_card_specific_data[113].CLK
i_clock => SD_REG_card_specific_data[114].CLK
i_clock => SD_REG_card_specific_data[115].CLK
i_clock => SD_REG_card_specific_data[116].CLK
i_clock => SD_REG_card_specific_data[117].CLK
i_clock => SD_REG_card_specific_data[118].CLK
i_clock => SD_REG_card_specific_data[119].CLK
i_clock => SD_REG_card_specific_data[120].CLK
i_clock => SD_REG_card_specific_data[121].CLK
i_clock => SD_REG_card_specific_data[122].CLK
i_clock => SD_REG_card_specific_data[123].CLK
i_clock => SD_REG_card_specific_data[124].CLK
i_clock => SD_REG_card_specific_data[125].CLK
i_clock => SD_REG_card_specific_data[126].CLK
i_clock => SD_REG_card_specific_data[127].CLK
i_clock => SD_REG_relative_card_address[0].CLK
i_clock => SD_REG_relative_card_address[1].CLK
i_clock => SD_REG_relative_card_address[2].CLK
i_clock => SD_REG_relative_card_address[3].CLK
i_clock => SD_REG_relative_card_address[4].CLK
i_clock => SD_REG_relative_card_address[5].CLK
i_clock => SD_REG_relative_card_address[6].CLK
i_clock => SD_REG_relative_card_address[7].CLK
i_clock => SD_REG_relative_card_address[8].CLK
i_clock => SD_REG_relative_card_address[9].CLK
i_clock => SD_REG_relative_card_address[10].CLK
i_clock => SD_REG_relative_card_address[11].CLK
i_clock => SD_REG_relative_card_address[12].CLK
i_clock => SD_REG_relative_card_address[13].CLK
i_clock => SD_REG_relative_card_address[14].CLK
i_clock => SD_REG_relative_card_address[15].CLK
i_clock => SD_REG_card_identification_number[0].CLK
i_clock => SD_REG_card_identification_number[1].CLK
i_clock => SD_REG_card_identification_number[2].CLK
i_clock => SD_REG_card_identification_number[3].CLK
i_clock => SD_REG_card_identification_number[4].CLK
i_clock => SD_REG_card_identification_number[5].CLK
i_clock => SD_REG_card_identification_number[6].CLK
i_clock => SD_REG_card_identification_number[7].CLK
i_clock => SD_REG_card_identification_number[8].CLK
i_clock => SD_REG_card_identification_number[9].CLK
i_clock => SD_REG_card_identification_number[10].CLK
i_clock => SD_REG_card_identification_number[11].CLK
i_clock => SD_REG_card_identification_number[12].CLK
i_clock => SD_REG_card_identification_number[13].CLK
i_clock => SD_REG_card_identification_number[14].CLK
i_clock => SD_REG_card_identification_number[15].CLK
i_clock => SD_REG_card_identification_number[16].CLK
i_clock => SD_REG_card_identification_number[17].CLK
i_clock => SD_REG_card_identification_number[18].CLK
i_clock => SD_REG_card_identification_number[19].CLK
i_clock => SD_REG_card_identification_number[20].CLK
i_clock => SD_REG_card_identification_number[21].CLK
i_clock => SD_REG_card_identification_number[22].CLK
i_clock => SD_REG_card_identification_number[23].CLK
i_clock => SD_REG_card_identification_number[24].CLK
i_clock => SD_REG_card_identification_number[25].CLK
i_clock => SD_REG_card_identification_number[26].CLK
i_clock => SD_REG_card_identification_number[27].CLK
i_clock => SD_REG_card_identification_number[28].CLK
i_clock => SD_REG_card_identification_number[29].CLK
i_clock => SD_REG_card_identification_number[30].CLK
i_clock => SD_REG_card_identification_number[31].CLK
i_clock => SD_REG_card_identification_number[32].CLK
i_clock => SD_REG_card_identification_number[33].CLK
i_clock => SD_REG_card_identification_number[34].CLK
i_clock => SD_REG_card_identification_number[35].CLK
i_clock => SD_REG_card_identification_number[36].CLK
i_clock => SD_REG_card_identification_number[37].CLK
i_clock => SD_REG_card_identification_number[38].CLK
i_clock => SD_REG_card_identification_number[39].CLK
i_clock => SD_REG_card_identification_number[40].CLK
i_clock => SD_REG_card_identification_number[41].CLK
i_clock => SD_REG_card_identification_number[42].CLK
i_clock => SD_REG_card_identification_number[43].CLK
i_clock => SD_REG_card_identification_number[44].CLK
i_clock => SD_REG_card_identification_number[45].CLK
i_clock => SD_REG_card_identification_number[46].CLK
i_clock => SD_REG_card_identification_number[47].CLK
i_clock => SD_REG_card_identification_number[48].CLK
i_clock => SD_REG_card_identification_number[49].CLK
i_clock => SD_REG_card_identification_number[50].CLK
i_clock => SD_REG_card_identification_number[51].CLK
i_clock => SD_REG_card_identification_number[52].CLK
i_clock => SD_REG_card_identification_number[53].CLK
i_clock => SD_REG_card_identification_number[54].CLK
i_clock => SD_REG_card_identification_number[55].CLK
i_clock => SD_REG_card_identification_number[56].CLK
i_clock => SD_REG_card_identification_number[57].CLK
i_clock => SD_REG_card_identification_number[58].CLK
i_clock => SD_REG_card_identification_number[59].CLK
i_clock => SD_REG_card_identification_number[60].CLK
i_clock => SD_REG_card_identification_number[61].CLK
i_clock => SD_REG_card_identification_number[62].CLK
i_clock => SD_REG_card_identification_number[63].CLK
i_clock => SD_REG_card_identification_number[64].CLK
i_clock => SD_REG_card_identification_number[65].CLK
i_clock => SD_REG_card_identification_number[66].CLK
i_clock => SD_REG_card_identification_number[67].CLK
i_clock => SD_REG_card_identification_number[68].CLK
i_clock => SD_REG_card_identification_number[69].CLK
i_clock => SD_REG_card_identification_number[70].CLK
i_clock => SD_REG_card_identification_number[71].CLK
i_clock => SD_REG_card_identification_number[72].CLK
i_clock => SD_REG_card_identification_number[73].CLK
i_clock => SD_REG_card_identification_number[74].CLK
i_clock => SD_REG_card_identification_number[75].CLK
i_clock => SD_REG_card_identification_number[76].CLK
i_clock => SD_REG_card_identification_number[77].CLK
i_clock => SD_REG_card_identification_number[78].CLK
i_clock => SD_REG_card_identification_number[79].CLK
i_clock => SD_REG_card_identification_number[80].CLK
i_clock => SD_REG_card_identification_number[81].CLK
i_clock => SD_REG_card_identification_number[82].CLK
i_clock => SD_REG_card_identification_number[83].CLK
i_clock => SD_REG_card_identification_number[84].CLK
i_clock => SD_REG_card_identification_number[85].CLK
i_clock => SD_REG_card_identification_number[86].CLK
i_clock => SD_REG_card_identification_number[87].CLK
i_clock => SD_REG_card_identification_number[88].CLK
i_clock => SD_REG_card_identification_number[89].CLK
i_clock => SD_REG_card_identification_number[90].CLK
i_clock => SD_REG_card_identification_number[91].CLK
i_clock => SD_REG_card_identification_number[92].CLK
i_clock => SD_REG_card_identification_number[93].CLK
i_clock => SD_REG_card_identification_number[94].CLK
i_clock => SD_REG_card_identification_number[95].CLK
i_clock => SD_REG_card_identification_number[96].CLK
i_clock => SD_REG_card_identification_number[97].CLK
i_clock => SD_REG_card_identification_number[98].CLK
i_clock => SD_REG_card_identification_number[99].CLK
i_clock => SD_REG_card_identification_number[100].CLK
i_clock => SD_REG_card_identification_number[101].CLK
i_clock => SD_REG_card_identification_number[102].CLK
i_clock => SD_REG_card_identification_number[103].CLK
i_clock => SD_REG_card_identification_number[104].CLK
i_clock => SD_REG_card_identification_number[105].CLK
i_clock => SD_REG_card_identification_number[106].CLK
i_clock => SD_REG_card_identification_number[107].CLK
i_clock => SD_REG_card_identification_number[108].CLK
i_clock => SD_REG_card_identification_number[109].CLK
i_clock => SD_REG_card_identification_number[110].CLK
i_clock => SD_REG_card_identification_number[111].CLK
i_clock => SD_REG_card_identification_number[112].CLK
i_clock => SD_REG_card_identification_number[113].CLK
i_clock => SD_REG_card_identification_number[114].CLK
i_clock => SD_REG_card_identification_number[115].CLK
i_clock => SD_REG_card_identification_number[116].CLK
i_clock => SD_REG_card_identification_number[117].CLK
i_clock => SD_REG_card_identification_number[118].CLK
i_clock => SD_REG_card_identification_number[119].CLK
i_clock => SD_REG_card_identification_number[120].CLK
i_clock => SD_REG_card_identification_number[121].CLK
i_clock => SD_REG_card_identification_number[122].CLK
i_clock => SD_REG_card_identification_number[123].CLK
i_clock => SD_REG_card_identification_number[124].CLK
i_clock => SD_REG_card_identification_number[125].CLK
i_clock => SD_REG_card_identification_number[126].CLK
i_clock => SD_REG_card_identification_number[127].CLK
i_clock => SD_REG_operating_conditions_register[0].CLK
i_clock => SD_REG_operating_conditions_register[1].CLK
i_clock => SD_REG_operating_conditions_register[2].CLK
i_clock => SD_REG_operating_conditions_register[3].CLK
i_clock => SD_REG_operating_conditions_register[4].CLK
i_clock => SD_REG_operating_conditions_register[5].CLK
i_clock => SD_REG_operating_conditions_register[6].CLK
i_clock => SD_REG_operating_conditions_register[7].CLK
i_clock => SD_REG_operating_conditions_register[8].CLK
i_clock => SD_REG_operating_conditions_register[9].CLK
i_clock => SD_REG_operating_conditions_register[10].CLK
i_clock => SD_REG_operating_conditions_register[11].CLK
i_clock => SD_REG_operating_conditions_register[12].CLK
i_clock => SD_REG_operating_conditions_register[13].CLK
i_clock => SD_REG_operating_conditions_register[14].CLK
i_clock => SD_REG_operating_conditions_register[15].CLK
i_clock => SD_REG_operating_conditions_register[16].CLK
i_clock => SD_REG_operating_conditions_register[17].CLK
i_clock => SD_REG_operating_conditions_register[18].CLK
i_clock => SD_REG_operating_conditions_register[19].CLK
i_clock => SD_REG_operating_conditions_register[20].CLK
i_clock => SD_REG_operating_conditions_register[21].CLK
i_clock => SD_REG_operating_conditions_register[22].CLK
i_clock => SD_REG_operating_conditions_register[23].CLK
i_clock => SD_REG_operating_conditions_register[24].CLK
i_clock => SD_REG_operating_conditions_register[25].CLK
i_clock => SD_REG_operating_conditions_register[26].CLK
i_clock => SD_REG_operating_conditions_register[27].CLK
i_clock => SD_REG_operating_conditions_register[28].CLK
i_clock => SD_REG_operating_conditions_register[29].CLK
i_clock => SD_REG_operating_conditions_register[30].CLK
i_clock => SD_REG_operating_conditions_register[31].CLK
i_clock => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_clock
i_clock => Altera_UP_SD_Card_Control_FSM:control_FSM.i_clock
i_clock => Altera_UP_SD_Card_Clock:clock_generator.i_clock
i_clock => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_clock
i_clock => Altera_UP_SD_Card_Buffer:data_line.i_clock
i_reset_n => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_reset_n
i_reset_n => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_reset_n
i_reset_n => Altera_UP_SD_Card_Control_FSM:control_FSM.i_reset_n
i_reset_n => Altera_UP_SD_Card_Clock:clock_generator.i_reset_n
i_reset_n => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_reset_n
i_reset_n => Altera_UP_SD_Card_Buffer:data_line.i_reset_n
i_reset_n => SD_REG_status_register_valid.ACLR
i_reset_n => SD_REG_response_R1[0].PRESET
i_reset_n => SD_REG_response_R1[1].PRESET
i_reset_n => SD_REG_response_R1[2].PRESET
i_reset_n => SD_REG_response_R1[3].PRESET
i_reset_n => SD_REG_response_R1[4].PRESET
i_reset_n => SD_REG_response_R1[5].PRESET
i_reset_n => SD_REG_response_R1[6].PRESET
i_reset_n => SD_REG_response_R1[7].PRESET
i_reset_n => SD_REG_response_R1[8].PRESET
i_reset_n => SD_REG_response_R1[9].PRESET
i_reset_n => SD_REG_response_R1[10].PRESET
i_reset_n => SD_REG_response_R1[11].PRESET
i_reset_n => SD_REG_response_R1[12].PRESET
i_reset_n => SD_REG_response_R1[13].PRESET
i_reset_n => SD_REG_response_R1[14].PRESET
i_reset_n => SD_REG_response_R1[15].PRESET
i_reset_n => SD_REG_response_R1[16].PRESET
i_reset_n => SD_REG_response_R1[17].PRESET
i_reset_n => SD_REG_response_R1[18].PRESET
i_reset_n => SD_REG_response_R1[19].PRESET
i_reset_n => SD_REG_response_R1[20].PRESET
i_reset_n => SD_REG_response_R1[21].PRESET
i_reset_n => SD_REG_response_R1[22].PRESET
i_reset_n => SD_REG_response_R1[23].PRESET
i_reset_n => SD_REG_response_R1[24].PRESET
i_reset_n => SD_REG_response_R1[25].PRESET
i_reset_n => SD_REG_response_R1[26].PRESET
i_reset_n => SD_REG_response_R1[27].PRESET
i_reset_n => SD_REG_response_R1[28].PRESET
i_reset_n => SD_REG_response_R1[29].PRESET
i_reset_n => SD_REG_response_R1[30].PRESET
i_reset_n => SD_REG_response_R1[31].PRESET
i_reset_n => SD_REG_status_register[0].ACLR
i_reset_n => SD_REG_status_register[1].ACLR
i_reset_n => SD_REG_status_register[2].ACLR
i_reset_n => SD_REG_status_register[3].ACLR
i_reset_n => SD_REG_status_register[4].ACLR
i_reset_n => SD_REG_status_register[5].ACLR
i_reset_n => SD_REG_status_register[6].ACLR
i_reset_n => SD_REG_status_register[7].ACLR
i_reset_n => SD_REG_status_register[8].ACLR
i_reset_n => SD_REG_status_register[9].ACLR
i_reset_n => SD_REG_status_register[10].ACLR
i_reset_n => SD_REG_status_register[11].ACLR
i_reset_n => SD_REG_status_register[12].ACLR
i_reset_n => SD_REG_status_register[13].ACLR
i_reset_n => SD_REG_status_register[14].ACLR
i_reset_n => SD_REG_status_register[15].ACLR
i_reset_n => SD_REG_status_register[16].ACLR
i_reset_n => SD_REG_status_register[17].ACLR
i_reset_n => SD_REG_status_register[18].ACLR
i_reset_n => SD_REG_status_register[19].ACLR
i_reset_n => SD_REG_status_register[20].ACLR
i_reset_n => SD_REG_status_register[21].ACLR
i_reset_n => SD_REG_status_register[22].ACLR
i_reset_n => SD_REG_status_register[23].ACLR
i_reset_n => SD_REG_status_register[24].ACLR
i_reset_n => SD_REG_status_register[25].ACLR
i_reset_n => SD_REG_status_register[26].ACLR
i_reset_n => SD_REG_status_register[27].ACLR
i_reset_n => SD_REG_status_register[28].ACLR
i_reset_n => SD_REG_status_register[29].ACLR
i_reset_n => SD_REG_status_register[30].ACLR
i_reset_n => SD_REG_status_register[31].ACLR
i_reset_n => SD_REG_card_specific_data[0].ACLR
i_reset_n => SD_REG_card_specific_data[1].ACLR
i_reset_n => SD_REG_card_specific_data[2].ACLR
i_reset_n => SD_REG_card_specific_data[3].ACLR
i_reset_n => SD_REG_card_specific_data[4].ACLR
i_reset_n => SD_REG_card_specific_data[5].ACLR
i_reset_n => SD_REG_card_specific_data[6].ACLR
i_reset_n => SD_REG_card_specific_data[7].ACLR
i_reset_n => SD_REG_card_specific_data[8].ACLR
i_reset_n => SD_REG_card_specific_data[9].ACLR
i_reset_n => SD_REG_card_specific_data[10].ACLR
i_reset_n => SD_REG_card_specific_data[11].ACLR
i_reset_n => SD_REG_card_specific_data[12].ACLR
i_reset_n => SD_REG_card_specific_data[13].ACLR
i_reset_n => SD_REG_card_specific_data[14].ACLR
i_reset_n => SD_REG_card_specific_data[15].ACLR
i_reset_n => SD_REG_card_specific_data[16].ACLR
i_reset_n => SD_REG_card_specific_data[17].ACLR
i_reset_n => SD_REG_card_specific_data[18].ACLR
i_reset_n => SD_REG_card_specific_data[19].ACLR
i_reset_n => SD_REG_card_specific_data[20].ACLR
i_reset_n => SD_REG_card_specific_data[21].ACLR
i_reset_n => SD_REG_card_specific_data[22].ACLR
i_reset_n => SD_REG_card_specific_data[23].ACLR
i_reset_n => SD_REG_card_specific_data[24].ACLR
i_reset_n => SD_REG_card_specific_data[25].ACLR
i_reset_n => SD_REG_card_specific_data[26].ACLR
i_reset_n => SD_REG_card_specific_data[27].ACLR
i_reset_n => SD_REG_card_specific_data[28].ACLR
i_reset_n => SD_REG_card_specific_data[29].ACLR
i_reset_n => SD_REG_card_specific_data[30].ACLR
i_reset_n => SD_REG_card_specific_data[31].ACLR
i_reset_n => SD_REG_card_specific_data[32].ACLR
i_reset_n => SD_REG_card_specific_data[33].ACLR
i_reset_n => SD_REG_card_specific_data[34].ACLR
i_reset_n => SD_REG_card_specific_data[35].ACLR
i_reset_n => SD_REG_card_specific_data[36].ACLR
i_reset_n => SD_REG_card_specific_data[37].ACLR
i_reset_n => SD_REG_card_specific_data[38].ACLR
i_reset_n => SD_REG_card_specific_data[39].ACLR
i_reset_n => SD_REG_card_specific_data[40].ACLR
i_reset_n => SD_REG_card_specific_data[41].ACLR
i_reset_n => SD_REG_card_specific_data[42].ACLR
i_reset_n => SD_REG_card_specific_data[43].ACLR
i_reset_n => SD_REG_card_specific_data[44].ACLR
i_reset_n => SD_REG_card_specific_data[45].ACLR
i_reset_n => SD_REG_card_specific_data[46].ACLR
i_reset_n => SD_REG_card_specific_data[47].ACLR
i_reset_n => SD_REG_card_specific_data[48].ACLR
i_reset_n => SD_REG_card_specific_data[49].ACLR
i_reset_n => SD_REG_card_specific_data[50].ACLR
i_reset_n => SD_REG_card_specific_data[51].ACLR
i_reset_n => SD_REG_card_specific_data[52].ACLR
i_reset_n => SD_REG_card_specific_data[53].ACLR
i_reset_n => SD_REG_card_specific_data[54].ACLR
i_reset_n => SD_REG_card_specific_data[55].ACLR
i_reset_n => SD_REG_card_specific_data[56].ACLR
i_reset_n => SD_REG_card_specific_data[57].ACLR
i_reset_n => SD_REG_card_specific_data[58].ACLR
i_reset_n => SD_REG_card_specific_data[59].ACLR
i_reset_n => SD_REG_card_specific_data[60].ACLR
i_reset_n => SD_REG_card_specific_data[61].ACLR
i_reset_n => SD_REG_card_specific_data[62].ACLR
i_reset_n => SD_REG_card_specific_data[63].ACLR
i_reset_n => SD_REG_card_specific_data[64].ACLR
i_reset_n => SD_REG_card_specific_data[65].ACLR
i_reset_n => SD_REG_card_specific_data[66].ACLR
i_reset_n => SD_REG_card_specific_data[67].ACLR
i_reset_n => SD_REG_card_specific_data[68].ACLR
i_reset_n => SD_REG_card_specific_data[69].ACLR
i_reset_n => SD_REG_card_specific_data[70].ACLR
i_reset_n => SD_REG_card_specific_data[71].ACLR
i_reset_n => SD_REG_card_specific_data[72].ACLR
i_reset_n => SD_REG_card_specific_data[73].ACLR
i_reset_n => SD_REG_card_specific_data[74].ACLR
i_reset_n => SD_REG_card_specific_data[75].ACLR
i_reset_n => SD_REG_card_specific_data[76].ACLR
i_reset_n => SD_REG_card_specific_data[77].ACLR
i_reset_n => SD_REG_card_specific_data[78].ACLR
i_reset_n => SD_REG_card_specific_data[79].ACLR
i_reset_n => SD_REG_card_specific_data[80].ACLR
i_reset_n => SD_REG_card_specific_data[81].ACLR
i_reset_n => SD_REG_card_specific_data[82].ACLR
i_reset_n => SD_REG_card_specific_data[83].ACLR
i_reset_n => SD_REG_card_specific_data[84].ACLR
i_reset_n => SD_REG_card_specific_data[85].ACLR
i_reset_n => SD_REG_card_specific_data[86].ACLR
i_reset_n => SD_REG_card_specific_data[87].ACLR
i_reset_n => SD_REG_card_specific_data[88].ACLR
i_reset_n => SD_REG_card_specific_data[89].ACLR
i_reset_n => SD_REG_card_specific_data[90].ACLR
i_reset_n => SD_REG_card_specific_data[91].ACLR
i_reset_n => SD_REG_card_specific_data[92].ACLR
i_reset_n => SD_REG_card_specific_data[93].ACLR
i_reset_n => SD_REG_card_specific_data[94].ACLR
i_reset_n => SD_REG_card_specific_data[95].ACLR
i_reset_n => SD_REG_card_specific_data[96].ACLR
i_reset_n => SD_REG_card_specific_data[97].ACLR
i_reset_n => SD_REG_card_specific_data[98].ACLR
i_reset_n => SD_REG_card_specific_data[99].ACLR
i_reset_n => SD_REG_card_specific_data[100].ACLR
i_reset_n => SD_REG_card_specific_data[101].ACLR
i_reset_n => SD_REG_card_specific_data[102].ACLR
i_reset_n => SD_REG_card_specific_data[103].ACLR
i_reset_n => SD_REG_card_specific_data[104].ACLR
i_reset_n => SD_REG_card_specific_data[105].ACLR
i_reset_n => SD_REG_card_specific_data[106].ACLR
i_reset_n => SD_REG_card_specific_data[107].ACLR
i_reset_n => SD_REG_card_specific_data[108].ACLR
i_reset_n => SD_REG_card_specific_data[109].ACLR
i_reset_n => SD_REG_card_specific_data[110].ACLR
i_reset_n => SD_REG_card_specific_data[111].ACLR
i_reset_n => SD_REG_card_specific_data[112].ACLR
i_reset_n => SD_REG_card_specific_data[113].ACLR
i_reset_n => SD_REG_card_specific_data[114].ACLR
i_reset_n => SD_REG_card_specific_data[115].ACLR
i_reset_n => SD_REG_card_specific_data[116].ACLR
i_reset_n => SD_REG_card_specific_data[117].ACLR
i_reset_n => SD_REG_card_specific_data[118].ACLR
i_reset_n => SD_REG_card_specific_data[119].ACLR
i_reset_n => SD_REG_card_specific_data[120].ACLR
i_reset_n => SD_REG_card_specific_data[121].ACLR
i_reset_n => SD_REG_card_specific_data[122].ACLR
i_reset_n => SD_REG_card_specific_data[123].ACLR
i_reset_n => SD_REG_card_specific_data[124].ACLR
i_reset_n => SD_REG_card_specific_data[125].ACLR
i_reset_n => SD_REG_card_specific_data[126].ACLR
i_reset_n => SD_REG_card_specific_data[127].ACLR
i_reset_n => SD_REG_relative_card_address[0].ACLR
i_reset_n => SD_REG_relative_card_address[1].ACLR
i_reset_n => SD_REG_relative_card_address[2].ACLR
i_reset_n => SD_REG_relative_card_address[3].ACLR
i_reset_n => SD_REG_relative_card_address[4].ACLR
i_reset_n => SD_REG_relative_card_address[5].ACLR
i_reset_n => SD_REG_relative_card_address[6].ACLR
i_reset_n => SD_REG_relative_card_address[7].ACLR
i_reset_n => SD_REG_relative_card_address[8].ACLR
i_reset_n => SD_REG_relative_card_address[9].ACLR
i_reset_n => SD_REG_relative_card_address[10].ACLR
i_reset_n => SD_REG_relative_card_address[11].ACLR
i_reset_n => SD_REG_relative_card_address[12].ACLR
i_reset_n => SD_REG_relative_card_address[13].ACLR
i_reset_n => SD_REG_relative_card_address[14].ACLR
i_reset_n => SD_REG_relative_card_address[15].ACLR
i_reset_n => SD_REG_card_identification_number[0].ACLR
i_reset_n => SD_REG_card_identification_number[1].ACLR
i_reset_n => SD_REG_card_identification_number[2].ACLR
i_reset_n => SD_REG_card_identification_number[3].ACLR
i_reset_n => SD_REG_card_identification_number[4].ACLR
i_reset_n => SD_REG_card_identification_number[5].ACLR
i_reset_n => SD_REG_card_identification_number[6].ACLR
i_reset_n => SD_REG_card_identification_number[7].ACLR
i_reset_n => SD_REG_card_identification_number[8].ACLR
i_reset_n => SD_REG_card_identification_number[9].ACLR
i_reset_n => SD_REG_card_identification_number[10].ACLR
i_reset_n => SD_REG_card_identification_number[11].ACLR
i_reset_n => SD_REG_card_identification_number[12].ACLR
i_reset_n => SD_REG_card_identification_number[13].ACLR
i_reset_n => SD_REG_card_identification_number[14].ACLR
i_reset_n => SD_REG_card_identification_number[15].ACLR
i_reset_n => SD_REG_card_identification_number[16].ACLR
i_reset_n => SD_REG_card_identification_number[17].ACLR
i_reset_n => SD_REG_card_identification_number[18].ACLR
i_reset_n => SD_REG_card_identification_number[19].ACLR
i_reset_n => SD_REG_card_identification_number[20].ACLR
i_reset_n => SD_REG_card_identification_number[21].ACLR
i_reset_n => SD_REG_card_identification_number[22].ACLR
i_reset_n => SD_REG_card_identification_number[23].ACLR
i_reset_n => SD_REG_card_identification_number[24].ACLR
i_reset_n => SD_REG_card_identification_number[25].ACLR
i_reset_n => SD_REG_card_identification_number[26].ACLR
i_reset_n => SD_REG_card_identification_number[27].ACLR
i_reset_n => SD_REG_card_identification_number[28].ACLR
i_reset_n => SD_REG_card_identification_number[29].ACLR
i_reset_n => SD_REG_card_identification_number[30].ACLR
i_reset_n => SD_REG_card_identification_number[31].ACLR
i_reset_n => SD_REG_card_identification_number[32].ACLR
i_reset_n => SD_REG_card_identification_number[33].ACLR
i_reset_n => SD_REG_card_identification_number[34].ACLR
i_reset_n => SD_REG_card_identification_number[35].ACLR
i_reset_n => SD_REG_card_identification_number[36].ACLR
i_reset_n => SD_REG_card_identification_number[37].ACLR
i_reset_n => SD_REG_card_identification_number[38].ACLR
i_reset_n => SD_REG_card_identification_number[39].ACLR
i_reset_n => SD_REG_card_identification_number[40].ACLR
i_reset_n => SD_REG_card_identification_number[41].ACLR
i_reset_n => SD_REG_card_identification_number[42].ACLR
i_reset_n => SD_REG_card_identification_number[43].ACLR
i_reset_n => SD_REG_card_identification_number[44].ACLR
i_reset_n => SD_REG_card_identification_number[45].ACLR
i_reset_n => SD_REG_card_identification_number[46].ACLR
i_reset_n => SD_REG_card_identification_number[47].ACLR
i_reset_n => SD_REG_card_identification_number[48].ACLR
i_reset_n => SD_REG_card_identification_number[49].ACLR
i_reset_n => SD_REG_card_identification_number[50].ACLR
i_reset_n => SD_REG_card_identification_number[51].ACLR
i_reset_n => SD_REG_card_identification_number[52].ACLR
i_reset_n => SD_REG_card_identification_number[53].ACLR
i_reset_n => SD_REG_card_identification_number[54].ACLR
i_reset_n => SD_REG_card_identification_number[55].ACLR
i_reset_n => SD_REG_card_identification_number[56].ACLR
i_reset_n => SD_REG_card_identification_number[57].ACLR
i_reset_n => SD_REG_card_identification_number[58].ACLR
i_reset_n => SD_REG_card_identification_number[59].ACLR
i_reset_n => SD_REG_card_identification_number[60].ACLR
i_reset_n => SD_REG_card_identification_number[61].ACLR
i_reset_n => SD_REG_card_identification_number[62].ACLR
i_reset_n => SD_REG_card_identification_number[63].ACLR
i_reset_n => SD_REG_card_identification_number[64].ACLR
i_reset_n => SD_REG_card_identification_number[65].ACLR
i_reset_n => SD_REG_card_identification_number[66].ACLR
i_reset_n => SD_REG_card_identification_number[67].ACLR
i_reset_n => SD_REG_card_identification_number[68].ACLR
i_reset_n => SD_REG_card_identification_number[69].ACLR
i_reset_n => SD_REG_card_identification_number[70].ACLR
i_reset_n => SD_REG_card_identification_number[71].ACLR
i_reset_n => SD_REG_card_identification_number[72].ACLR
i_reset_n => SD_REG_card_identification_number[73].ACLR
i_reset_n => SD_REG_card_identification_number[74].ACLR
i_reset_n => SD_REG_card_identification_number[75].ACLR
i_reset_n => SD_REG_card_identification_number[76].ACLR
i_reset_n => SD_REG_card_identification_number[77].ACLR
i_reset_n => SD_REG_card_identification_number[78].ACLR
i_reset_n => SD_REG_card_identification_number[79].ACLR
i_reset_n => SD_REG_card_identification_number[80].ACLR
i_reset_n => SD_REG_card_identification_number[81].ACLR
i_reset_n => SD_REG_card_identification_number[82].ACLR
i_reset_n => SD_REG_card_identification_number[83].ACLR
i_reset_n => SD_REG_card_identification_number[84].ACLR
i_reset_n => SD_REG_card_identification_number[85].ACLR
i_reset_n => SD_REG_card_identification_number[86].ACLR
i_reset_n => SD_REG_card_identification_number[87].ACLR
i_reset_n => SD_REG_card_identification_number[88].ACLR
i_reset_n => SD_REG_card_identification_number[89].ACLR
i_reset_n => SD_REG_card_identification_number[90].ACLR
i_reset_n => SD_REG_card_identification_number[91].ACLR
i_reset_n => SD_REG_card_identification_number[92].ACLR
i_reset_n => SD_REG_card_identification_number[93].ACLR
i_reset_n => SD_REG_card_identification_number[94].ACLR
i_reset_n => SD_REG_card_identification_number[95].ACLR
i_reset_n => SD_REG_card_identification_number[96].ACLR
i_reset_n => SD_REG_card_identification_number[97].ACLR
i_reset_n => SD_REG_card_identification_number[98].ACLR
i_reset_n => SD_REG_card_identification_number[99].ACLR
i_reset_n => SD_REG_card_identification_number[100].ACLR
i_reset_n => SD_REG_card_identification_number[101].ACLR
i_reset_n => SD_REG_card_identification_number[102].ACLR
i_reset_n => SD_REG_card_identification_number[103].ACLR
i_reset_n => SD_REG_card_identification_number[104].ACLR
i_reset_n => SD_REG_card_identification_number[105].ACLR
i_reset_n => SD_REG_card_identification_number[106].ACLR
i_reset_n => SD_REG_card_identification_number[107].ACLR
i_reset_n => SD_REG_card_identification_number[108].ACLR
i_reset_n => SD_REG_card_identification_number[109].ACLR
i_reset_n => SD_REG_card_identification_number[110].ACLR
i_reset_n => SD_REG_card_identification_number[111].ACLR
i_reset_n => SD_REG_card_identification_number[112].ACLR
i_reset_n => SD_REG_card_identification_number[113].ACLR
i_reset_n => SD_REG_card_identification_number[114].ACLR
i_reset_n => SD_REG_card_identification_number[115].ACLR
i_reset_n => SD_REG_card_identification_number[116].ACLR
i_reset_n => SD_REG_card_identification_number[117].ACLR
i_reset_n => SD_REG_card_identification_number[118].ACLR
i_reset_n => SD_REG_card_identification_number[119].ACLR
i_reset_n => SD_REG_card_identification_number[120].ACLR
i_reset_n => SD_REG_card_identification_number[121].ACLR
i_reset_n => SD_REG_card_identification_number[122].ACLR
i_reset_n => SD_REG_card_identification_number[123].ACLR
i_reset_n => SD_REG_card_identification_number[124].ACLR
i_reset_n => SD_REG_card_identification_number[125].ACLR
i_reset_n => SD_REG_card_identification_number[126].ACLR
i_reset_n => SD_REG_card_identification_number[127].ACLR
i_reset_n => SD_REG_operating_conditions_register[0].ACLR
i_reset_n => SD_REG_operating_conditions_register[1].ACLR
i_reset_n => SD_REG_operating_conditions_register[2].ACLR
i_reset_n => SD_REG_operating_conditions_register[3].ACLR
i_reset_n => SD_REG_operating_conditions_register[4].ACLR
i_reset_n => SD_REG_operating_conditions_register[5].ACLR
i_reset_n => SD_REG_operating_conditions_register[6].ACLR
i_reset_n => SD_REG_operating_conditions_register[7].ACLR
i_reset_n => SD_REG_operating_conditions_register[8].ACLR
i_reset_n => SD_REG_operating_conditions_register[9].ACLR
i_reset_n => SD_REG_operating_conditions_register[10].ACLR
i_reset_n => SD_REG_operating_conditions_register[11].ACLR
i_reset_n => SD_REG_operating_conditions_register[12].ACLR
i_reset_n => SD_REG_operating_conditions_register[13].ACLR
i_reset_n => SD_REG_operating_conditions_register[14].ACLR
i_reset_n => SD_REG_operating_conditions_register[15].ACLR
i_reset_n => SD_REG_operating_conditions_register[16].ACLR
i_reset_n => SD_REG_operating_conditions_register[17].ACLR
i_reset_n => SD_REG_operating_conditions_register[18].ACLR
i_reset_n => SD_REG_operating_conditions_register[19].ACLR
i_reset_n => SD_REG_operating_conditions_register[20].ACLR
i_reset_n => SD_REG_operating_conditions_register[21].ACLR
i_reset_n => SD_REG_operating_conditions_register[22].ACLR
i_reset_n => SD_REG_operating_conditions_register[23].ACLR
i_reset_n => SD_REG_operating_conditions_register[24].ACLR
i_reset_n => SD_REG_operating_conditions_register[25].ACLR
i_reset_n => SD_REG_operating_conditions_register[26].ACLR
i_reset_n => SD_REG_operating_conditions_register[27].ACLR
i_reset_n => SD_REG_operating_conditions_register[28].ACLR
i_reset_n => SD_REG_operating_conditions_register[29].ACLR
i_reset_n => SD_REG_operating_conditions_register[30].ACLR
i_reset_n => SD_REG_operating_conditions_register[31].ACLR
i_reset_n => o_buffer_data_out[0]~reg0.ACLR
i_reset_n => o_buffer_data_out[1]~reg0.ACLR
i_reset_n => o_buffer_data_out[2]~reg0.ACLR
i_reset_n => o_buffer_data_out[3]~reg0.ACLR
i_reset_n => o_buffer_data_out[4]~reg0.ACLR
i_reset_n => o_buffer_data_out[5]~reg0.ACLR
i_reset_n => o_buffer_data_out[6]~reg0.ACLR
i_reset_n => o_buffer_data_out[7]~reg0.ACLR
i_reset_n => o_buffer_data_out[8]~reg0.ACLR
i_reset_n => o_buffer_data_out[9]~reg0.ACLR
i_reset_n => o_buffer_data_out[10]~reg0.ACLR
i_reset_n => o_buffer_data_out[11]~reg0.ACLR
i_reset_n => o_buffer_data_out[12]~reg0.ACLR
i_reset_n => o_buffer_data_out[13]~reg0.ACLR
i_reset_n => o_buffer_data_out[14]~reg0.ACLR
i_reset_n => o_buffer_data_out[15]~reg0.ACLR
b_SD_cmd <> b_SD_cmd
b_SD_dat <> b_SD_dat
b_SD_dat3 <> b_SD_dat3
i_command_ID[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[0]
i_command_ID[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[1]
i_command_ID[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[2]
i_command_ID[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[3]
i_command_ID[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[4]
i_command_ID[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[5]
i_argument[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[0]
i_argument[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[1]
i_argument[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[2]
i_argument[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[3]
i_argument[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[4]
i_argument[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[5]
i_argument[6] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[6]
i_argument[7] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[7]
i_argument[8] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[8]
i_argument[9] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[9]
i_argument[10] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[10]
i_argument[11] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[11]
i_argument[12] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[12]
i_argument[13] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[13]
i_argument[14] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[14]
i_argument[15] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[15]
i_argument[16] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[16]
i_argument[17] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[17]
i_argument[18] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[18]
i_argument[19] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[19]
i_argument[20] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[20]
i_argument[21] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[21]
i_argument[22] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[22]
i_argument[23] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[23]
i_argument[24] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[24]
i_argument[25] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[25]
i_argument[26] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[26]
i_argument[27] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[27]
i_argument[28] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[28]
i_argument[29] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[29]
i_argument[30] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[30]
i_argument[31] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[31]
i_user_command_ready => Altera_UP_SD_Card_Control_FSM:control_FSM.i_user_command_ready
o_SD_clock <= Altera_UP_SD_Card_Clock:clock_generator.o_SD_clock
o_card_connected <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_card_connected
o_command_completed <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_command_completed
o_command_valid <= Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.o_valid
o_command_timed_out <= timeout_combined.DB_MAX_OUTPUT_PORT_TYPE
o_command_crc_failed <= crc_combined.DB_MAX_OUTPUT_PORT_TYPE
i_buffer_enable => Altera_UP_SD_Card_Buffer:data_line.i_enable_16bit_port
i_buffer_address[0] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[0]
i_buffer_address[1] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[1]
i_buffer_address[2] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[2]
i_buffer_address[3] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[3]
i_buffer_address[4] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[4]
i_buffer_address[5] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[5]
i_buffer_address[6] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[6]
i_buffer_address[7] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[7]
i_buffer_write => Altera_UP_SD_Card_Buffer:data_line.i_write_16bit
i_buffer_data_in[0] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[0]
i_buffer_data_in[1] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[1]
i_buffer_data_in[2] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[2]
i_buffer_data_in[3] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[3]
i_buffer_data_in[4] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[4]
i_buffer_data_in[5] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[5]
i_buffer_data_in[6] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[6]
i_buffer_data_in[7] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[7]
i_buffer_data_in[8] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[8]
i_buffer_data_in[9] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[9]
i_buffer_data_in[10] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[10]
i_buffer_data_in[11] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[11]
i_buffer_data_in[12] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[12]
i_buffer_data_in[13] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[13]
i_buffer_data_in[14] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[14]
i_buffer_data_in[15] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[15]
o_buffer_data_out[0] <= o_buffer_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[1] <= o_buffer_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[2] <= o_buffer_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[3] <= o_buffer_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[4] <= o_buffer_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[5] <= o_buffer_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[6] <= o_buffer_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[7] <= o_buffer_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[8] <= o_buffer_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[9] <= o_buffer_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[10] <= o_buffer_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[11] <= o_buffer_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[12] <= o_buffer_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[13] <= o_buffer_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[14] <= o_buffer_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[15] <= o_buffer_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[0] <= SD_REG_card_identification_number[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[1] <= SD_REG_card_identification_number[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[2] <= SD_REG_card_identification_number[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[3] <= SD_REG_card_identification_number[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[4] <= SD_REG_card_identification_number[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[5] <= SD_REG_card_identification_number[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[6] <= SD_REG_card_identification_number[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[7] <= SD_REG_card_identification_number[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[8] <= SD_REG_card_identification_number[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[9] <= SD_REG_card_identification_number[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[10] <= SD_REG_card_identification_number[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[11] <= SD_REG_card_identification_number[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[12] <= SD_REG_card_identification_number[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[13] <= SD_REG_card_identification_number[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[14] <= SD_REG_card_identification_number[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[15] <= SD_REG_card_identification_number[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[16] <= SD_REG_card_identification_number[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[17] <= SD_REG_card_identification_number[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[18] <= SD_REG_card_identification_number[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[19] <= SD_REG_card_identification_number[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[20] <= SD_REG_card_identification_number[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[21] <= SD_REG_card_identification_number[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[22] <= SD_REG_card_identification_number[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[23] <= SD_REG_card_identification_number[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[24] <= SD_REG_card_identification_number[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[25] <= SD_REG_card_identification_number[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[26] <= SD_REG_card_identification_number[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[27] <= SD_REG_card_identification_number[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[28] <= SD_REG_card_identification_number[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[29] <= SD_REG_card_identification_number[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[30] <= SD_REG_card_identification_number[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[31] <= SD_REG_card_identification_number[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[32] <= SD_REG_card_identification_number[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[33] <= SD_REG_card_identification_number[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[34] <= SD_REG_card_identification_number[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[35] <= SD_REG_card_identification_number[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[36] <= SD_REG_card_identification_number[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[37] <= SD_REG_card_identification_number[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[38] <= SD_REG_card_identification_number[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[39] <= SD_REG_card_identification_number[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[40] <= SD_REG_card_identification_number[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[41] <= SD_REG_card_identification_number[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[42] <= SD_REG_card_identification_number[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[43] <= SD_REG_card_identification_number[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[44] <= SD_REG_card_identification_number[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[45] <= SD_REG_card_identification_number[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[46] <= SD_REG_card_identification_number[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[47] <= SD_REG_card_identification_number[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[48] <= SD_REG_card_identification_number[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[49] <= SD_REG_card_identification_number[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[50] <= SD_REG_card_identification_number[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[51] <= SD_REG_card_identification_number[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[52] <= SD_REG_card_identification_number[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[53] <= SD_REG_card_identification_number[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[54] <= SD_REG_card_identification_number[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[55] <= SD_REG_card_identification_number[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[56] <= SD_REG_card_identification_number[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[57] <= SD_REG_card_identification_number[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[58] <= SD_REG_card_identification_number[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[59] <= SD_REG_card_identification_number[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[60] <= SD_REG_card_identification_number[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[61] <= SD_REG_card_identification_number[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[62] <= SD_REG_card_identification_number[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[63] <= SD_REG_card_identification_number[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[64] <= SD_REG_card_identification_number[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[65] <= SD_REG_card_identification_number[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[66] <= SD_REG_card_identification_number[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[67] <= SD_REG_card_identification_number[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[68] <= SD_REG_card_identification_number[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[69] <= SD_REG_card_identification_number[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[70] <= SD_REG_card_identification_number[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[71] <= SD_REG_card_identification_number[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[72] <= SD_REG_card_identification_number[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[73] <= SD_REG_card_identification_number[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[74] <= SD_REG_card_identification_number[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[75] <= SD_REG_card_identification_number[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[76] <= SD_REG_card_identification_number[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[77] <= SD_REG_card_identification_number[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[78] <= SD_REG_card_identification_number[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[79] <= SD_REG_card_identification_number[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[80] <= SD_REG_card_identification_number[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[81] <= SD_REG_card_identification_number[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[82] <= SD_REG_card_identification_number[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[83] <= SD_REG_card_identification_number[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[84] <= SD_REG_card_identification_number[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[85] <= SD_REG_card_identification_number[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[86] <= SD_REG_card_identification_number[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[87] <= SD_REG_card_identification_number[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[88] <= SD_REG_card_identification_number[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[89] <= SD_REG_card_identification_number[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[90] <= SD_REG_card_identification_number[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[91] <= SD_REG_card_identification_number[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[92] <= SD_REG_card_identification_number[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[93] <= SD_REG_card_identification_number[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[94] <= SD_REG_card_identification_number[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[95] <= SD_REG_card_identification_number[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[96] <= SD_REG_card_identification_number[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[97] <= SD_REG_card_identification_number[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[98] <= SD_REG_card_identification_number[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[99] <= SD_REG_card_identification_number[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[100] <= SD_REG_card_identification_number[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[101] <= SD_REG_card_identification_number[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[102] <= SD_REG_card_identification_number[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[103] <= SD_REG_card_identification_number[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[104] <= SD_REG_card_identification_number[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[105] <= SD_REG_card_identification_number[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[106] <= SD_REG_card_identification_number[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[107] <= SD_REG_card_identification_number[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[108] <= SD_REG_card_identification_number[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[109] <= SD_REG_card_identification_number[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[110] <= SD_REG_card_identification_number[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[111] <= SD_REG_card_identification_number[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[112] <= SD_REG_card_identification_number[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[113] <= SD_REG_card_identification_number[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[114] <= SD_REG_card_identification_number[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[115] <= SD_REG_card_identification_number[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[116] <= SD_REG_card_identification_number[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[117] <= SD_REG_card_identification_number[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[118] <= SD_REG_card_identification_number[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[119] <= SD_REG_card_identification_number[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[120] <= SD_REG_card_identification_number[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[121] <= SD_REG_card_identification_number[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[122] <= SD_REG_card_identification_number[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[123] <= SD_REG_card_identification_number[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[124] <= SD_REG_card_identification_number[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[125] <= SD_REG_card_identification_number[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[126] <= SD_REG_card_identification_number[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[127] <= SD_REG_card_identification_number[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[0] <= SD_REG_relative_card_address[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[1] <= SD_REG_relative_card_address[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[2] <= SD_REG_relative_card_address[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[3] <= SD_REG_relative_card_address[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[4] <= SD_REG_relative_card_address[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[5] <= SD_REG_relative_card_address[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[6] <= SD_REG_relative_card_address[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[7] <= SD_REG_relative_card_address[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[8] <= SD_REG_relative_card_address[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[9] <= SD_REG_relative_card_address[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[10] <= SD_REG_relative_card_address[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[11] <= SD_REG_relative_card_address[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[12] <= SD_REG_relative_card_address[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[13] <= SD_REG_relative_card_address[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[14] <= SD_REG_relative_card_address[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[15] <= SD_REG_relative_card_address[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[0] <= SD_REG_operating_conditions_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[1] <= SD_REG_operating_conditions_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[2] <= SD_REG_operating_conditions_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[3] <= SD_REG_operating_conditions_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[4] <= SD_REG_operating_conditions_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[5] <= SD_REG_operating_conditions_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[6] <= SD_REG_operating_conditions_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[7] <= SD_REG_operating_conditions_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[8] <= SD_REG_operating_conditions_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[9] <= SD_REG_operating_conditions_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[10] <= SD_REG_operating_conditions_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[11] <= SD_REG_operating_conditions_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[12] <= SD_REG_operating_conditions_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[13] <= SD_REG_operating_conditions_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[14] <= SD_REG_operating_conditions_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[15] <= SD_REG_operating_conditions_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[16] <= SD_REG_operating_conditions_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[17] <= SD_REG_operating_conditions_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[18] <= SD_REG_operating_conditions_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[19] <= SD_REG_operating_conditions_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[20] <= SD_REG_operating_conditions_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[21] <= SD_REG_operating_conditions_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[22] <= SD_REG_operating_conditions_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[23] <= SD_REG_operating_conditions_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[24] <= SD_REG_operating_conditions_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[25] <= SD_REG_operating_conditions_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[26] <= SD_REG_operating_conditions_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[27] <= SD_REG_operating_conditions_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[28] <= SD_REG_operating_conditions_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[29] <= SD_REG_operating_conditions_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[30] <= SD_REG_operating_conditions_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[31] <= SD_REG_operating_conditions_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[0] <= SD_REG_card_specific_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[1] <= SD_REG_card_specific_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[2] <= SD_REG_card_specific_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[3] <= SD_REG_card_specific_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[4] <= SD_REG_card_specific_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[5] <= SD_REG_card_specific_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[6] <= SD_REG_card_specific_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[7] <= SD_REG_card_specific_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[8] <= SD_REG_card_specific_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[9] <= SD_REG_card_specific_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[10] <= SD_REG_card_specific_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[11] <= SD_REG_card_specific_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[12] <= SD_REG_card_specific_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[13] <= SD_REG_card_specific_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[14] <= SD_REG_card_specific_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[15] <= SD_REG_card_specific_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[16] <= SD_REG_card_specific_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[17] <= SD_REG_card_specific_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[18] <= SD_REG_card_specific_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[19] <= SD_REG_card_specific_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[20] <= SD_REG_card_specific_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[21] <= SD_REG_card_specific_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[22] <= SD_REG_card_specific_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[23] <= SD_REG_card_specific_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[24] <= SD_REG_card_specific_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[25] <= SD_REG_card_specific_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[26] <= SD_REG_card_specific_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[27] <= SD_REG_card_specific_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[28] <= SD_REG_card_specific_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[29] <= SD_REG_card_specific_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[30] <= SD_REG_card_specific_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[31] <= SD_REG_card_specific_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[32] <= SD_REG_card_specific_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[33] <= SD_REG_card_specific_data[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[34] <= SD_REG_card_specific_data[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[35] <= SD_REG_card_specific_data[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[36] <= SD_REG_card_specific_data[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[37] <= SD_REG_card_specific_data[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[38] <= SD_REG_card_specific_data[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[39] <= SD_REG_card_specific_data[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[40] <= SD_REG_card_specific_data[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[41] <= SD_REG_card_specific_data[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[42] <= SD_REG_card_specific_data[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[43] <= SD_REG_card_specific_data[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[44] <= SD_REG_card_specific_data[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[45] <= SD_REG_card_specific_data[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[46] <= SD_REG_card_specific_data[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[47] <= SD_REG_card_specific_data[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[48] <= SD_REG_card_specific_data[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[49] <= SD_REG_card_specific_data[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[50] <= SD_REG_card_specific_data[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[51] <= SD_REG_card_specific_data[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[52] <= SD_REG_card_specific_data[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[53] <= SD_REG_card_specific_data[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[54] <= SD_REG_card_specific_data[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[55] <= SD_REG_card_specific_data[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[56] <= SD_REG_card_specific_data[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[57] <= SD_REG_card_specific_data[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[58] <= SD_REG_card_specific_data[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[59] <= SD_REG_card_specific_data[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[60] <= SD_REG_card_specific_data[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[61] <= SD_REG_card_specific_data[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[62] <= SD_REG_card_specific_data[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[63] <= SD_REG_card_specific_data[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[64] <= SD_REG_card_specific_data[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[65] <= SD_REG_card_specific_data[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[66] <= SD_REG_card_specific_data[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[67] <= SD_REG_card_specific_data[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[68] <= SD_REG_card_specific_data[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[69] <= SD_REG_card_specific_data[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[70] <= SD_REG_card_specific_data[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[71] <= SD_REG_card_specific_data[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[72] <= SD_REG_card_specific_data[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[73] <= SD_REG_card_specific_data[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[74] <= SD_REG_card_specific_data[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[75] <= SD_REG_card_specific_data[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[76] <= SD_REG_card_specific_data[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[77] <= SD_REG_card_specific_data[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[78] <= SD_REG_card_specific_data[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[79] <= SD_REG_card_specific_data[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[80] <= SD_REG_card_specific_data[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[81] <= SD_REG_card_specific_data[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[82] <= SD_REG_card_specific_data[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[83] <= SD_REG_card_specific_data[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[84] <= SD_REG_card_specific_data[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[85] <= SD_REG_card_specific_data[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[86] <= SD_REG_card_specific_data[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[87] <= SD_REG_card_specific_data[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[88] <= SD_REG_card_specific_data[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[89] <= SD_REG_card_specific_data[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[90] <= SD_REG_card_specific_data[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[91] <= SD_REG_card_specific_data[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[92] <= SD_REG_card_specific_data[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[93] <= SD_REG_card_specific_data[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[94] <= SD_REG_card_specific_data[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[95] <= SD_REG_card_specific_data[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[96] <= SD_REG_card_specific_data[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[97] <= SD_REG_card_specific_data[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[98] <= SD_REG_card_specific_data[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[99] <= SD_REG_card_specific_data[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[100] <= SD_REG_card_specific_data[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[101] <= SD_REG_card_specific_data[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[102] <= SD_REG_card_specific_data[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[103] <= SD_REG_card_specific_data[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[104] <= SD_REG_card_specific_data[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[105] <= SD_REG_card_specific_data[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[106] <= SD_REG_card_specific_data[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[107] <= SD_REG_card_specific_data[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[108] <= SD_REG_card_specific_data[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[109] <= SD_REG_card_specific_data[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[110] <= SD_REG_card_specific_data[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[111] <= SD_REG_card_specific_data[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[112] <= SD_REG_card_specific_data[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[113] <= SD_REG_card_specific_data[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[114] <= SD_REG_card_specific_data[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[115] <= SD_REG_card_specific_data[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[116] <= SD_REG_card_specific_data[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[117] <= SD_REG_card_specific_data[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[118] <= SD_REG_card_specific_data[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[119] <= SD_REG_card_specific_data[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[120] <= SD_REG_card_specific_data[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[121] <= SD_REG_card_specific_data[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[122] <= SD_REG_card_specific_data[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[123] <= SD_REG_card_specific_data[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[124] <= SD_REG_card_specific_data[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[125] <= SD_REG_card_specific_data[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[126] <= SD_REG_card_specific_data[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[127] <= SD_REG_card_specific_data[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[0] <= SD_REG_status_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[1] <= SD_REG_status_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[2] <= SD_REG_status_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[3] <= SD_REG_status_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[4] <= SD_REG_status_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[5] <= SD_REG_status_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[6] <= SD_REG_status_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[7] <= SD_REG_status_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[8] <= SD_REG_status_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[9] <= SD_REG_status_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[10] <= SD_REG_status_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[11] <= SD_REG_status_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[12] <= SD_REG_status_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[13] <= SD_REG_status_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[14] <= SD_REG_status_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[15] <= SD_REG_status_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[16] <= SD_REG_status_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[17] <= SD_REG_status_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[18] <= SD_REG_status_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[19] <= SD_REG_status_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[20] <= SD_REG_status_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[21] <= SD_REG_status_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[22] <= SD_REG_status_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[23] <= SD_REG_status_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[24] <= SD_REG_status_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[25] <= SD_REG_status_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[26] <= SD_REG_status_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[27] <= SD_REG_status_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[28] <= SD_REG_status_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[29] <= SD_REG_status_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[30] <= SD_REG_status_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[31] <= SD_REG_status_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[0] <= SD_REG_response_R1[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[1] <= SD_REG_response_R1[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[2] <= SD_REG_response_R1[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[3] <= SD_REG_response_R1[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[4] <= SD_REG_response_R1[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[5] <= SD_REG_response_R1[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[6] <= SD_REG_response_R1[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[7] <= SD_REG_response_R1[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[8] <= SD_REG_response_R1[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[9] <= SD_REG_response_R1[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[10] <= SD_REG_response_R1[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[11] <= SD_REG_response_R1[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[12] <= SD_REG_response_R1[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[13] <= SD_REG_response_R1[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[14] <= SD_REG_response_R1[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[15] <= SD_REG_response_R1[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[16] <= SD_REG_response_R1[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[17] <= SD_REG_response_R1[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[18] <= SD_REG_response_R1[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[19] <= SD_REG_response_R1[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[20] <= SD_REG_response_R1[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[21] <= SD_REG_response_R1[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[22] <= SD_REG_response_R1[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[23] <= SD_REG_response_R1[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[24] <= SD_REG_response_R1[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[25] <= SD_REG_response_R1[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[26] <= SD_REG_response_R1[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[27] <= SD_REG_response_R1[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[28] <= SD_REG_response_R1[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[29] <= SD_REG_response_R1[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[30] <= SD_REG_response_R1[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[31] <= SD_REG_response_R1[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register_valid <= SD_REG_status_register_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
i_clock => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_clock
i_clock => bit_to_send.CLK
i_clock => last_command_id[0].CLK
i_clock => last_command_id[1].CLK
i_clock => last_command_id[2].CLK
i_clock => last_command_id[3].CLK
i_clock => last_command_id[4].CLK
i_clock => last_command_id[5].CLK
i_clock => last_command_sent_was_CMD55.CLK
i_clock => sending_CRC.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => returning_status_reg.CLK
i_clock => returning_csd_reg.CLK
i_clock => returning_rca_reg.CLK
i_clock => returning_cid_reg.CLK
i_clock => returning_ocr_reg.CLK
i_clock => command_valid.CLK
i_clock => response_type_reg[0].CLK
i_clock => response_type_reg[1].CLK
i_clock => response_type_reg[2].CLK
i_clock => message_bits[0].CLK
i_clock => message_bits[1].CLK
i_clock => message_bits[2].CLK
i_clock => message_bits[3].CLK
i_clock => message_bits[4].CLK
i_clock => message_bits[5].CLK
i_clock => message_bits[6].CLK
i_clock => message_bits[7].CLK
i_clock => message_bits[8].CLK
i_clock => message_bits[9].CLK
i_clock => message_bits[10].CLK
i_clock => message_bits[11].CLK
i_clock => message_bits[12].CLK
i_clock => message_bits[13].CLK
i_clock => message_bits[14].CLK
i_clock => message_bits[15].CLK
i_clock => message_bits[16].CLK
i_clock => message_bits[17].CLK
i_clock => message_bits[18].CLK
i_clock => message_bits[19].CLK
i_clock => message_bits[20].CLK
i_clock => message_bits[21].CLK
i_clock => message_bits[22].CLK
i_clock => message_bits[23].CLK
i_clock => message_bits[24].CLK
i_clock => message_bits[25].CLK
i_clock => message_bits[26].CLK
i_clock => message_bits[27].CLK
i_clock => message_bits[28].CLK
i_clock => message_bits[29].CLK
i_clock => message_bits[30].CLK
i_clock => message_bits[31].CLK
i_clock => message_bits[32].CLK
i_clock => message_bits[33].CLK
i_clock => message_bits[34].CLK
i_clock => message_bits[35].CLK
i_clock => message_bits[36].CLK
i_clock => message_bits[37].CLK
i_clock => message_bits[38].CLK
i_clock => message_bits[39].CLK
i_reset_n => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_reset_n
i_reset_n => message_bits[0].ACLR
i_reset_n => message_bits[1].ACLR
i_reset_n => message_bits[2].ACLR
i_reset_n => message_bits[3].ACLR
i_reset_n => message_bits[4].ACLR
i_reset_n => message_bits[5].ACLR
i_reset_n => message_bits[6].ACLR
i_reset_n => message_bits[7].ACLR
i_reset_n => message_bits[8].ACLR
i_reset_n => message_bits[9].ACLR
i_reset_n => message_bits[10].ACLR
i_reset_n => message_bits[11].ACLR
i_reset_n => message_bits[12].ACLR
i_reset_n => message_bits[13].ACLR
i_reset_n => message_bits[14].ACLR
i_reset_n => message_bits[15].ACLR
i_reset_n => message_bits[16].ACLR
i_reset_n => message_bits[17].ACLR
i_reset_n => message_bits[18].ACLR
i_reset_n => message_bits[19].ACLR
i_reset_n => message_bits[20].ACLR
i_reset_n => message_bits[21].ACLR
i_reset_n => message_bits[22].ACLR
i_reset_n => message_bits[23].ACLR
i_reset_n => message_bits[24].ACLR
i_reset_n => message_bits[25].ACLR
i_reset_n => message_bits[26].ACLR
i_reset_n => message_bits[27].ACLR
i_reset_n => message_bits[28].ACLR
i_reset_n => message_bits[29].ACLR
i_reset_n => message_bits[30].ACLR
i_reset_n => message_bits[31].ACLR
i_reset_n => message_bits[32].ACLR
i_reset_n => message_bits[33].ACLR
i_reset_n => message_bits[34].ACLR
i_reset_n => message_bits[35].ACLR
i_reset_n => message_bits[36].ACLR
i_reset_n => message_bits[37].ACLR
i_reset_n => message_bits[38].ACLR
i_reset_n => message_bits[39].ACLR
i_reset_n => returning_status_reg.ACLR
i_reset_n => returning_csd_reg.ACLR
i_reset_n => returning_rca_reg.ACLR
i_reset_n => returning_cid_reg.ACLR
i_reset_n => returning_ocr_reg.ACLR
i_reset_n => bit_to_send.PRESET
i_reset_n => command_valid.ACLR
i_reset_n => last_command_sent_was_CMD55.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => sending_CRC.ACLR
i_reset_n => response_type_reg[2].ENA
i_reset_n => response_type_reg[1].ENA
i_reset_n => response_type_reg[0].ENA
i_reset_n => last_command_id[5].ENA
i_reset_n => last_command_id[4].ENA
i_reset_n => last_command_id[3].ENA
i_reset_n => last_command_id[2].ENA
i_reset_n => last_command_id[1].ENA
i_reset_n => last_command_id[0].ENA
i_message_bit_out => produce_next_bit.IN1
i_message_bit_out => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_enable
i_command_ID[0] => Mux5.IN10
i_command_ID[0] => Mux5.IN11
i_command_ID[0] => Mux5.IN12
i_command_ID[0] => Mux5.IN13
i_command_ID[0] => Mux5.IN14
i_command_ID[0] => Mux5.IN15
i_command_ID[0] => Mux38.IN6
i_command_ID[0] => Mux39.IN6
i_command_ID[0] => Mux40.IN6
i_command_ID[0] => Mux41.IN6
i_command_ID[0] => Mux42.IN6
i_command_ID[0] => Mux43.IN6
i_command_ID[0] => Mux44.IN6
i_command_ID[0] => Mux45.IN6
i_command_ID[0] => Mux46.IN6
i_command_ID[0] => Mux47.IN6
i_command_ID[0] => Mux48.IN6
i_command_ID[0] => Mux49.IN6
i_command_ID[0] => Mux50.IN6
i_command_ID[0] => Mux51.IN6
i_command_ID[0] => Mux52.IN6
i_command_ID[0] => Mux53.IN6
i_command_ID[0] => Mux54.IN6
i_command_ID[0] => Mux55.IN6
i_command_ID[0] => Mux56.IN6
i_command_ID[0] => Mux57.IN6
i_command_ID[0] => Mux58.IN6
i_command_ID[0] => Mux59.IN6
i_command_ID[0] => Mux60.IN6
i_command_ID[0] => Mux61.IN6
i_command_ID[0] => Mux62.IN6
i_command_ID[0] => Mux63.IN6
i_command_ID[0] => Mux64.IN6
i_command_ID[0] => Mux65.IN6
i_command_ID[0] => Mux66.IN6
i_command_ID[0] => Mux67.IN6
i_command_ID[0] => Mux68.IN6
i_command_ID[0] => Mux69.IN6
i_command_ID[0] => Equal11.IN11
i_command_ID[0] => Equal12.IN11
i_command_ID[0] => Equal13.IN11
i_command_ID[0] => Equal14.IN11
i_command_ID[0] => Equal15.IN11
i_command_ID[0] => Equal16.IN11
i_command_ID[0] => Equal17.IN11
i_command_ID[0] => Equal18.IN11
i_command_ID[0] => Equal19.IN11
i_command_ID[0] => Equal20.IN11
i_command_ID[0] => Equal21.IN11
i_command_ID[0] => Equal22.IN11
i_command_ID[0] => Equal23.IN11
i_command_ID[0] => Equal24.IN11
i_command_ID[0] => Equal25.IN11
i_command_ID[0] => Equal26.IN11
i_command_ID[0] => Equal27.IN11
i_command_ID[0] => Equal28.IN11
i_command_ID[0] => Equal29.IN11
i_command_ID[0] => Equal30.IN11
i_command_ID[0] => Equal31.IN11
i_command_ID[0] => Equal32.IN11
i_command_ID[0] => Equal33.IN11
i_command_ID[0] => Equal43.IN11
i_command_ID[0] => Equal44.IN11
i_command_ID[0] => Equal45.IN11
i_command_ID[0] => Equal46.IN11
i_command_ID[0] => Equal47.IN11
i_command_ID[1] => Mux4.IN10
i_command_ID[1] => Mux4.IN11
i_command_ID[1] => Mux4.IN12
i_command_ID[1] => Mux4.IN13
i_command_ID[1] => Mux4.IN14
i_command_ID[1] => Mux4.IN15
i_command_ID[1] => Mux38.IN5
i_command_ID[1] => Mux39.IN5
i_command_ID[1] => Mux40.IN5
i_command_ID[1] => Mux41.IN5
i_command_ID[1] => Mux42.IN5
i_command_ID[1] => Mux43.IN5
i_command_ID[1] => Mux44.IN5
i_command_ID[1] => Mux45.IN5
i_command_ID[1] => Mux46.IN5
i_command_ID[1] => Mux47.IN5
i_command_ID[1] => Mux48.IN5
i_command_ID[1] => Mux49.IN5
i_command_ID[1] => Mux50.IN5
i_command_ID[1] => Mux51.IN5
i_command_ID[1] => Mux52.IN5
i_command_ID[1] => Mux53.IN5
i_command_ID[1] => Mux54.IN5
i_command_ID[1] => Mux55.IN5
i_command_ID[1] => Mux56.IN5
i_command_ID[1] => Mux57.IN5
i_command_ID[1] => Mux58.IN5
i_command_ID[1] => Mux59.IN5
i_command_ID[1] => Mux60.IN5
i_command_ID[1] => Mux61.IN5
i_command_ID[1] => Mux62.IN5
i_command_ID[1] => Mux63.IN5
i_command_ID[1] => Mux64.IN5
i_command_ID[1] => Mux65.IN5
i_command_ID[1] => Mux66.IN5
i_command_ID[1] => Mux67.IN5
i_command_ID[1] => Mux68.IN5
i_command_ID[1] => Mux69.IN5
i_command_ID[1] => Equal11.IN10
i_command_ID[1] => Equal12.IN10
i_command_ID[1] => Equal13.IN10
i_command_ID[1] => Equal14.IN10
i_command_ID[1] => Equal15.IN10
i_command_ID[1] => Equal16.IN10
i_command_ID[1] => Equal17.IN10
i_command_ID[1] => Equal18.IN10
i_command_ID[1] => Equal19.IN10
i_command_ID[1] => Equal20.IN10
i_command_ID[1] => Equal21.IN10
i_command_ID[1] => Equal22.IN10
i_command_ID[1] => Equal23.IN10
i_command_ID[1] => Equal24.IN10
i_command_ID[1] => Equal25.IN10
i_command_ID[1] => Equal26.IN10
i_command_ID[1] => Equal27.IN10
i_command_ID[1] => Equal28.IN10
i_command_ID[1] => Equal29.IN10
i_command_ID[1] => Equal30.IN10
i_command_ID[1] => Equal31.IN10
i_command_ID[1] => Equal32.IN10
i_command_ID[1] => Equal33.IN10
i_command_ID[1] => Equal43.IN10
i_command_ID[1] => Equal44.IN10
i_command_ID[1] => Equal45.IN10
i_command_ID[1] => Equal46.IN10
i_command_ID[1] => Equal47.IN10
i_command_ID[2] => Mux3.IN10
i_command_ID[2] => Mux3.IN11
i_command_ID[2] => Mux3.IN12
i_command_ID[2] => Mux3.IN13
i_command_ID[2] => Mux3.IN14
i_command_ID[2] => Mux3.IN15
i_command_ID[2] => Mux38.IN4
i_command_ID[2] => Mux39.IN4
i_command_ID[2] => Mux40.IN4
i_command_ID[2] => Mux41.IN4
i_command_ID[2] => Mux42.IN4
i_command_ID[2] => Mux43.IN4
i_command_ID[2] => Mux44.IN4
i_command_ID[2] => Mux45.IN4
i_command_ID[2] => Mux46.IN4
i_command_ID[2] => Mux47.IN4
i_command_ID[2] => Mux48.IN4
i_command_ID[2] => Mux49.IN4
i_command_ID[2] => Mux50.IN4
i_command_ID[2] => Mux51.IN4
i_command_ID[2] => Mux52.IN4
i_command_ID[2] => Mux53.IN4
i_command_ID[2] => Mux54.IN4
i_command_ID[2] => Mux55.IN4
i_command_ID[2] => Mux56.IN4
i_command_ID[2] => Mux57.IN4
i_command_ID[2] => Mux58.IN4
i_command_ID[2] => Mux59.IN4
i_command_ID[2] => Mux60.IN4
i_command_ID[2] => Mux61.IN4
i_command_ID[2] => Mux62.IN4
i_command_ID[2] => Mux63.IN4
i_command_ID[2] => Mux64.IN4
i_command_ID[2] => Mux65.IN4
i_command_ID[2] => Mux66.IN4
i_command_ID[2] => Mux67.IN4
i_command_ID[2] => Mux68.IN4
i_command_ID[2] => Mux69.IN4
i_command_ID[2] => Equal11.IN9
i_command_ID[2] => Equal12.IN9
i_command_ID[2] => Equal13.IN9
i_command_ID[2] => Equal14.IN9
i_command_ID[2] => Equal15.IN9
i_command_ID[2] => Equal16.IN9
i_command_ID[2] => Equal17.IN9
i_command_ID[2] => Equal18.IN9
i_command_ID[2] => Equal19.IN9
i_command_ID[2] => Equal20.IN9
i_command_ID[2] => Equal21.IN9
i_command_ID[2] => Equal22.IN9
i_command_ID[2] => Equal23.IN9
i_command_ID[2] => Equal24.IN9
i_command_ID[2] => Equal25.IN9
i_command_ID[2] => Equal26.IN9
i_command_ID[2] => Equal27.IN9
i_command_ID[2] => Equal28.IN9
i_command_ID[2] => Equal29.IN9
i_command_ID[2] => Equal30.IN9
i_command_ID[2] => Equal31.IN9
i_command_ID[2] => Equal32.IN9
i_command_ID[2] => Equal33.IN9
i_command_ID[2] => Equal43.IN9
i_command_ID[2] => Equal44.IN9
i_command_ID[2] => Equal45.IN9
i_command_ID[2] => Equal46.IN9
i_command_ID[2] => Equal47.IN9
i_command_ID[3] => Mux2.IN10
i_command_ID[3] => Mux2.IN11
i_command_ID[3] => Mux2.IN12
i_command_ID[3] => Mux2.IN13
i_command_ID[3] => Mux2.IN14
i_command_ID[3] => Mux2.IN15
i_command_ID[3] => Mux38.IN3
i_command_ID[3] => Mux39.IN3
i_command_ID[3] => Mux40.IN3
i_command_ID[3] => Mux41.IN3
i_command_ID[3] => Mux42.IN3
i_command_ID[3] => Mux43.IN3
i_command_ID[3] => Mux44.IN3
i_command_ID[3] => Mux45.IN3
i_command_ID[3] => Mux46.IN3
i_command_ID[3] => Mux47.IN3
i_command_ID[3] => Mux48.IN3
i_command_ID[3] => Mux49.IN3
i_command_ID[3] => Mux50.IN3
i_command_ID[3] => Mux51.IN3
i_command_ID[3] => Mux52.IN3
i_command_ID[3] => Mux53.IN3
i_command_ID[3] => Mux54.IN3
i_command_ID[3] => Mux55.IN3
i_command_ID[3] => Mux56.IN3
i_command_ID[3] => Mux57.IN3
i_command_ID[3] => Mux58.IN3
i_command_ID[3] => Mux59.IN3
i_command_ID[3] => Mux60.IN3
i_command_ID[3] => Mux61.IN3
i_command_ID[3] => Mux62.IN3
i_command_ID[3] => Mux63.IN3
i_command_ID[3] => Mux64.IN3
i_command_ID[3] => Mux65.IN3
i_command_ID[3] => Mux66.IN3
i_command_ID[3] => Mux67.IN3
i_command_ID[3] => Mux68.IN3
i_command_ID[3] => Mux69.IN3
i_command_ID[3] => Equal11.IN8
i_command_ID[3] => Equal12.IN8
i_command_ID[3] => Equal13.IN8
i_command_ID[3] => Equal14.IN8
i_command_ID[3] => Equal15.IN8
i_command_ID[3] => Equal16.IN8
i_command_ID[3] => Equal17.IN8
i_command_ID[3] => Equal18.IN8
i_command_ID[3] => Equal19.IN8
i_command_ID[3] => Equal20.IN8
i_command_ID[3] => Equal21.IN8
i_command_ID[3] => Equal22.IN8
i_command_ID[3] => Equal23.IN8
i_command_ID[3] => Equal24.IN8
i_command_ID[3] => Equal25.IN8
i_command_ID[3] => Equal26.IN8
i_command_ID[3] => Equal27.IN8
i_command_ID[3] => Equal28.IN8
i_command_ID[3] => Equal29.IN8
i_command_ID[3] => Equal30.IN8
i_command_ID[3] => Equal31.IN8
i_command_ID[3] => Equal32.IN8
i_command_ID[3] => Equal33.IN8
i_command_ID[3] => Equal43.IN8
i_command_ID[3] => Equal44.IN8
i_command_ID[3] => Equal45.IN8
i_command_ID[3] => Equal46.IN8
i_command_ID[3] => Equal47.IN8
i_command_ID[4] => Mux1.IN10
i_command_ID[4] => Mux1.IN11
i_command_ID[4] => Mux1.IN12
i_command_ID[4] => Mux1.IN13
i_command_ID[4] => Mux1.IN14
i_command_ID[4] => Mux1.IN15
i_command_ID[4] => Mux38.IN2
i_command_ID[4] => Mux39.IN2
i_command_ID[4] => Mux40.IN2
i_command_ID[4] => Mux41.IN2
i_command_ID[4] => Mux42.IN2
i_command_ID[4] => Mux43.IN2
i_command_ID[4] => Mux44.IN2
i_command_ID[4] => Mux45.IN2
i_command_ID[4] => Mux46.IN2
i_command_ID[4] => Mux47.IN2
i_command_ID[4] => Mux48.IN2
i_command_ID[4] => Mux49.IN2
i_command_ID[4] => Mux50.IN2
i_command_ID[4] => Mux51.IN2
i_command_ID[4] => Mux52.IN2
i_command_ID[4] => Mux53.IN2
i_command_ID[4] => Mux54.IN2
i_command_ID[4] => Mux55.IN2
i_command_ID[4] => Mux56.IN2
i_command_ID[4] => Mux57.IN2
i_command_ID[4] => Mux58.IN2
i_command_ID[4] => Mux59.IN2
i_command_ID[4] => Mux60.IN2
i_command_ID[4] => Mux61.IN2
i_command_ID[4] => Mux62.IN2
i_command_ID[4] => Mux63.IN2
i_command_ID[4] => Mux64.IN2
i_command_ID[4] => Mux65.IN2
i_command_ID[4] => Mux66.IN2
i_command_ID[4] => Mux67.IN2
i_command_ID[4] => Mux68.IN2
i_command_ID[4] => Mux69.IN2
i_command_ID[4] => Equal11.IN7
i_command_ID[4] => Equal12.IN7
i_command_ID[4] => Equal13.IN7
i_command_ID[4] => Equal14.IN7
i_command_ID[4] => Equal15.IN7
i_command_ID[4] => Equal16.IN7
i_command_ID[4] => Equal17.IN7
i_command_ID[4] => Equal18.IN7
i_command_ID[4] => Equal19.IN7
i_command_ID[4] => Equal20.IN7
i_command_ID[4] => Equal21.IN7
i_command_ID[4] => Equal22.IN7
i_command_ID[4] => Equal23.IN7
i_command_ID[4] => Equal24.IN7
i_command_ID[4] => Equal25.IN7
i_command_ID[4] => Equal26.IN7
i_command_ID[4] => Equal27.IN7
i_command_ID[4] => Equal28.IN7
i_command_ID[4] => Equal29.IN7
i_command_ID[4] => Equal30.IN7
i_command_ID[4] => Equal31.IN7
i_command_ID[4] => Equal32.IN7
i_command_ID[4] => Equal33.IN7
i_command_ID[4] => Equal43.IN7
i_command_ID[4] => Equal44.IN7
i_command_ID[4] => Equal45.IN7
i_command_ID[4] => Equal46.IN7
i_command_ID[4] => Equal47.IN7
i_command_ID[5] => Mux0.IN10
i_command_ID[5] => Mux0.IN11
i_command_ID[5] => Mux0.IN12
i_command_ID[5] => Mux0.IN13
i_command_ID[5] => Mux0.IN14
i_command_ID[5] => Mux0.IN15
i_command_ID[5] => Mux38.IN1
i_command_ID[5] => Mux39.IN1
i_command_ID[5] => Mux40.IN1
i_command_ID[5] => Mux41.IN1
i_command_ID[5] => Mux42.IN1
i_command_ID[5] => Mux43.IN1
i_command_ID[5] => Mux44.IN1
i_command_ID[5] => Mux45.IN1
i_command_ID[5] => Mux46.IN1
i_command_ID[5] => Mux47.IN1
i_command_ID[5] => Mux48.IN1
i_command_ID[5] => Mux49.IN1
i_command_ID[5] => Mux50.IN1
i_command_ID[5] => Mux51.IN1
i_command_ID[5] => Mux52.IN1
i_command_ID[5] => Mux53.IN1
i_command_ID[5] => Mux54.IN1
i_command_ID[5] => Mux55.IN1
i_command_ID[5] => Mux56.IN1
i_command_ID[5] => Mux57.IN1
i_command_ID[5] => Mux58.IN1
i_command_ID[5] => Mux59.IN1
i_command_ID[5] => Mux60.IN1
i_command_ID[5] => Mux61.IN1
i_command_ID[5] => Mux62.IN1
i_command_ID[5] => Mux63.IN1
i_command_ID[5] => Mux64.IN1
i_command_ID[5] => Mux65.IN1
i_command_ID[5] => Mux66.IN1
i_command_ID[5] => Mux67.IN1
i_command_ID[5] => Mux68.IN1
i_command_ID[5] => Mux69.IN1
i_command_ID[5] => Equal11.IN6
i_command_ID[5] => Equal12.IN6
i_command_ID[5] => Equal13.IN6
i_command_ID[5] => Equal14.IN6
i_command_ID[5] => Equal15.IN6
i_command_ID[5] => Equal16.IN6
i_command_ID[5] => Equal17.IN6
i_command_ID[5] => Equal18.IN6
i_command_ID[5] => Equal19.IN6
i_command_ID[5] => Equal20.IN6
i_command_ID[5] => Equal21.IN6
i_command_ID[5] => Equal22.IN6
i_command_ID[5] => Equal23.IN6
i_command_ID[5] => Equal24.IN6
i_command_ID[5] => Equal25.IN6
i_command_ID[5] => Equal26.IN6
i_command_ID[5] => Equal27.IN6
i_command_ID[5] => Equal28.IN6
i_command_ID[5] => Equal29.IN6
i_command_ID[5] => Equal30.IN6
i_command_ID[5] => Equal31.IN6
i_command_ID[5] => Equal32.IN6
i_command_ID[5] => Equal33.IN6
i_command_ID[5] => Equal43.IN6
i_command_ID[5] => Equal44.IN6
i_command_ID[5] => Equal45.IN6
i_command_ID[5] => Equal46.IN6
i_command_ID[5] => Equal47.IN6
i_argument[0] => cmd_argument.DATAA
i_argument[0] => Mux69.IN7
i_argument[0] => Mux69.IN8
i_argument[0] => Mux69.IN9
i_argument[0] => Mux69.IN10
i_argument[0] => Mux69.IN11
i_argument[0] => Mux69.IN12
i_argument[0] => Mux69.IN13
i_argument[0] => Mux69.IN14
i_argument[0] => Mux69.IN15
i_argument[0] => Mux69.IN16
i_argument[0] => Mux69.IN17
i_argument[0] => Mux69.IN18
i_argument[0] => Mux69.IN19
i_argument[0] => Mux69.IN20
i_argument[0] => Mux69.IN21
i_argument[0] => Mux69.IN22
i_argument[0] => Mux69.IN23
i_argument[0] => Mux69.IN24
i_argument[0] => Mux69.IN25
i_argument[0] => Mux69.IN26
i_argument[0] => Mux69.IN27
i_argument[0] => Mux69.IN28
i_argument[0] => Mux69.IN29
i_argument[0] => Mux69.IN30
i_argument[0] => Mux69.IN31
i_argument[0] => Mux69.IN32
i_argument[0] => Mux69.IN33
i_argument[0] => Mux69.IN34
i_argument[0] => Mux69.IN35
i_argument[0] => Mux69.IN36
i_argument[0] => Mux69.IN37
i_argument[0] => Mux69.IN38
i_argument[0] => Mux69.IN39
i_argument[0] => Mux69.IN40
i_argument[0] => Mux69.IN41
i_argument[0] => Mux69.IN42
i_argument[0] => Mux69.IN43
i_argument[0] => Mux69.IN44
i_argument[0] => Mux69.IN45
i_argument[0] => Mux69.IN46
i_argument[0] => Mux69.IN47
i_argument[0] => Mux69.IN48
i_argument[0] => Mux69.IN49
i_argument[0] => Mux69.IN50
i_argument[0] => Mux69.IN51
i_argument[0] => Mux69.IN52
i_argument[0] => Mux69.IN53
i_argument[0] => Mux69.IN54
i_argument[0] => Mux69.IN55
i_argument[0] => Mux69.IN56
i_argument[0] => Mux69.IN57
i_argument[0] => Mux69.IN58
i_argument[0] => Mux69.IN59
i_argument[0] => Mux69.IN60
i_argument[0] => Mux69.IN61
i_argument[0] => Mux69.IN62
i_argument[0] => Mux69.IN63
i_argument[0] => Mux69.IN64
i_argument[0] => Mux69.IN65
i_argument[0] => Mux69.IN66
i_argument[0] => Mux69.IN67
i_argument[0] => Mux69.IN68
i_argument[0] => Mux69.IN69
i_argument[0] => cmd_argument[0].DATAA
i_argument[1] => cmd_argument.DATAA
i_argument[1] => Mux68.IN7
i_argument[1] => Mux68.IN8
i_argument[1] => Mux68.IN9
i_argument[1] => Mux68.IN10
i_argument[1] => Mux68.IN11
i_argument[1] => Mux68.IN12
i_argument[1] => Mux68.IN13
i_argument[1] => Mux68.IN14
i_argument[1] => Mux68.IN15
i_argument[1] => Mux68.IN16
i_argument[1] => Mux68.IN17
i_argument[1] => Mux68.IN18
i_argument[1] => Mux68.IN19
i_argument[1] => Mux68.IN20
i_argument[1] => Mux68.IN21
i_argument[1] => Mux68.IN22
i_argument[1] => Mux68.IN23
i_argument[1] => Mux68.IN24
i_argument[1] => Mux68.IN25
i_argument[1] => Mux68.IN26
i_argument[1] => Mux68.IN27
i_argument[1] => Mux68.IN28
i_argument[1] => Mux68.IN29
i_argument[1] => Mux68.IN30
i_argument[1] => Mux68.IN31
i_argument[1] => Mux68.IN32
i_argument[1] => Mux68.IN33
i_argument[1] => Mux68.IN34
i_argument[1] => Mux68.IN35
i_argument[1] => Mux68.IN36
i_argument[1] => Mux68.IN37
i_argument[1] => Mux68.IN38
i_argument[1] => Mux68.IN39
i_argument[1] => Mux68.IN40
i_argument[1] => Mux68.IN41
i_argument[1] => Mux68.IN42
i_argument[1] => Mux68.IN43
i_argument[1] => Mux68.IN44
i_argument[1] => Mux68.IN45
i_argument[1] => Mux68.IN46
i_argument[1] => Mux68.IN47
i_argument[1] => Mux68.IN48
i_argument[1] => Mux68.IN49
i_argument[1] => Mux68.IN50
i_argument[1] => Mux68.IN51
i_argument[1] => Mux68.IN52
i_argument[1] => Mux68.IN53
i_argument[1] => Mux68.IN54
i_argument[1] => Mux68.IN55
i_argument[1] => Mux68.IN56
i_argument[1] => Mux68.IN57
i_argument[1] => Mux68.IN58
i_argument[1] => Mux68.IN59
i_argument[1] => Mux68.IN60
i_argument[1] => Mux68.IN61
i_argument[1] => Mux68.IN62
i_argument[1] => Mux68.IN63
i_argument[1] => Mux68.IN64
i_argument[1] => Mux68.IN65
i_argument[1] => Mux68.IN66
i_argument[1] => Mux68.IN67
i_argument[1] => Mux68.IN68
i_argument[1] => Mux68.IN69
i_argument[1] => cmd_argument[1].DATAA
i_argument[2] => cmd_argument.DATAA
i_argument[2] => Mux67.IN7
i_argument[2] => Mux67.IN8
i_argument[2] => Mux67.IN9
i_argument[2] => Mux67.IN10
i_argument[2] => Mux67.IN11
i_argument[2] => Mux67.IN12
i_argument[2] => Mux67.IN13
i_argument[2] => Mux67.IN14
i_argument[2] => Mux67.IN15
i_argument[2] => Mux67.IN16
i_argument[2] => Mux67.IN17
i_argument[2] => Mux67.IN18
i_argument[2] => Mux67.IN19
i_argument[2] => Mux67.IN20
i_argument[2] => Mux67.IN21
i_argument[2] => Mux67.IN22
i_argument[2] => Mux67.IN23
i_argument[2] => Mux67.IN24
i_argument[2] => Mux67.IN25
i_argument[2] => Mux67.IN26
i_argument[2] => Mux67.IN27
i_argument[2] => Mux67.IN28
i_argument[2] => Mux67.IN29
i_argument[2] => Mux67.IN30
i_argument[2] => Mux67.IN31
i_argument[2] => Mux67.IN32
i_argument[2] => Mux67.IN33
i_argument[2] => Mux67.IN34
i_argument[2] => Mux67.IN35
i_argument[2] => Mux67.IN36
i_argument[2] => Mux67.IN37
i_argument[2] => Mux67.IN38
i_argument[2] => Mux67.IN39
i_argument[2] => Mux67.IN40
i_argument[2] => Mux67.IN41
i_argument[2] => Mux67.IN42
i_argument[2] => Mux67.IN43
i_argument[2] => Mux67.IN44
i_argument[2] => Mux67.IN45
i_argument[2] => Mux67.IN46
i_argument[2] => Mux67.IN47
i_argument[2] => Mux67.IN48
i_argument[2] => Mux67.IN49
i_argument[2] => Mux67.IN50
i_argument[2] => Mux67.IN51
i_argument[2] => Mux67.IN52
i_argument[2] => Mux67.IN53
i_argument[2] => Mux67.IN54
i_argument[2] => Mux67.IN55
i_argument[2] => Mux67.IN56
i_argument[2] => Mux67.IN57
i_argument[2] => Mux67.IN58
i_argument[2] => Mux67.IN59
i_argument[2] => Mux67.IN60
i_argument[2] => Mux67.IN61
i_argument[2] => Mux67.IN62
i_argument[2] => Mux67.IN63
i_argument[2] => Mux67.IN64
i_argument[2] => Mux67.IN65
i_argument[2] => Mux67.IN66
i_argument[2] => Mux67.IN67
i_argument[2] => Mux67.IN68
i_argument[2] => Mux67.IN69
i_argument[2] => cmd_argument[2].DATAA
i_argument[3] => cmd_argument.DATAA
i_argument[3] => Mux66.IN7
i_argument[3] => Mux66.IN8
i_argument[3] => Mux66.IN9
i_argument[3] => Mux66.IN10
i_argument[3] => Mux66.IN11
i_argument[3] => Mux66.IN12
i_argument[3] => Mux66.IN13
i_argument[3] => Mux66.IN14
i_argument[3] => Mux66.IN15
i_argument[3] => Mux66.IN16
i_argument[3] => Mux66.IN17
i_argument[3] => Mux66.IN18
i_argument[3] => Mux66.IN19
i_argument[3] => Mux66.IN20
i_argument[3] => Mux66.IN21
i_argument[3] => Mux66.IN22
i_argument[3] => Mux66.IN23
i_argument[3] => Mux66.IN24
i_argument[3] => Mux66.IN25
i_argument[3] => Mux66.IN26
i_argument[3] => Mux66.IN27
i_argument[3] => Mux66.IN28
i_argument[3] => Mux66.IN29
i_argument[3] => Mux66.IN30
i_argument[3] => Mux66.IN31
i_argument[3] => Mux66.IN32
i_argument[3] => Mux66.IN33
i_argument[3] => Mux66.IN34
i_argument[3] => Mux66.IN35
i_argument[3] => Mux66.IN36
i_argument[3] => Mux66.IN37
i_argument[3] => Mux66.IN38
i_argument[3] => Mux66.IN39
i_argument[3] => Mux66.IN40
i_argument[3] => Mux66.IN41
i_argument[3] => Mux66.IN42
i_argument[3] => Mux66.IN43
i_argument[3] => Mux66.IN44
i_argument[3] => Mux66.IN45
i_argument[3] => Mux66.IN46
i_argument[3] => Mux66.IN47
i_argument[3] => Mux66.IN48
i_argument[3] => Mux66.IN49
i_argument[3] => Mux66.IN50
i_argument[3] => Mux66.IN51
i_argument[3] => Mux66.IN52
i_argument[3] => Mux66.IN53
i_argument[3] => Mux66.IN54
i_argument[3] => Mux66.IN55
i_argument[3] => Mux66.IN56
i_argument[3] => Mux66.IN57
i_argument[3] => Mux66.IN58
i_argument[3] => Mux66.IN59
i_argument[3] => Mux66.IN60
i_argument[3] => Mux66.IN61
i_argument[3] => Mux66.IN62
i_argument[3] => Mux66.IN63
i_argument[3] => Mux66.IN64
i_argument[3] => Mux66.IN65
i_argument[3] => Mux66.IN66
i_argument[3] => Mux66.IN67
i_argument[3] => Mux66.IN68
i_argument[3] => Mux66.IN69
i_argument[3] => cmd_argument[3].DATAA
i_argument[4] => cmd_argument.DATAA
i_argument[4] => Mux65.IN7
i_argument[4] => Mux65.IN8
i_argument[4] => Mux65.IN9
i_argument[4] => Mux65.IN10
i_argument[4] => Mux65.IN11
i_argument[4] => Mux65.IN12
i_argument[4] => Mux65.IN13
i_argument[4] => Mux65.IN14
i_argument[4] => Mux65.IN15
i_argument[4] => Mux65.IN16
i_argument[4] => Mux65.IN17
i_argument[4] => Mux65.IN18
i_argument[4] => Mux65.IN19
i_argument[4] => Mux65.IN20
i_argument[4] => Mux65.IN21
i_argument[4] => Mux65.IN22
i_argument[4] => Mux65.IN23
i_argument[4] => Mux65.IN24
i_argument[4] => Mux65.IN25
i_argument[4] => Mux65.IN26
i_argument[4] => Mux65.IN27
i_argument[4] => Mux65.IN28
i_argument[4] => Mux65.IN29
i_argument[4] => Mux65.IN30
i_argument[4] => Mux65.IN31
i_argument[4] => Mux65.IN32
i_argument[4] => Mux65.IN33
i_argument[4] => Mux65.IN34
i_argument[4] => Mux65.IN35
i_argument[4] => Mux65.IN36
i_argument[4] => Mux65.IN37
i_argument[4] => Mux65.IN38
i_argument[4] => Mux65.IN39
i_argument[4] => Mux65.IN40
i_argument[4] => Mux65.IN41
i_argument[4] => Mux65.IN42
i_argument[4] => Mux65.IN43
i_argument[4] => Mux65.IN44
i_argument[4] => Mux65.IN45
i_argument[4] => Mux65.IN46
i_argument[4] => Mux65.IN47
i_argument[4] => Mux65.IN48
i_argument[4] => Mux65.IN49
i_argument[4] => Mux65.IN50
i_argument[4] => Mux65.IN51
i_argument[4] => Mux65.IN52
i_argument[4] => Mux65.IN53
i_argument[4] => Mux65.IN54
i_argument[4] => Mux65.IN55
i_argument[4] => Mux65.IN56
i_argument[4] => Mux65.IN57
i_argument[4] => Mux65.IN58
i_argument[4] => Mux65.IN59
i_argument[4] => Mux65.IN60
i_argument[4] => Mux65.IN61
i_argument[4] => Mux65.IN62
i_argument[4] => Mux65.IN63
i_argument[4] => Mux65.IN64
i_argument[4] => Mux65.IN65
i_argument[4] => Mux65.IN66
i_argument[4] => Mux65.IN67
i_argument[4] => Mux65.IN68
i_argument[4] => Mux65.IN69
i_argument[4] => cmd_argument[4].DATAA
i_argument[5] => cmd_argument.DATAA
i_argument[5] => Mux64.IN7
i_argument[5] => Mux64.IN8
i_argument[5] => Mux64.IN9
i_argument[5] => Mux64.IN10
i_argument[5] => Mux64.IN11
i_argument[5] => Mux64.IN12
i_argument[5] => Mux64.IN13
i_argument[5] => Mux64.IN14
i_argument[5] => Mux64.IN15
i_argument[5] => Mux64.IN16
i_argument[5] => Mux64.IN17
i_argument[5] => Mux64.IN18
i_argument[5] => Mux64.IN19
i_argument[5] => Mux64.IN20
i_argument[5] => Mux64.IN21
i_argument[5] => Mux64.IN22
i_argument[5] => Mux64.IN23
i_argument[5] => Mux64.IN24
i_argument[5] => Mux64.IN25
i_argument[5] => Mux64.IN26
i_argument[5] => Mux64.IN27
i_argument[5] => Mux64.IN28
i_argument[5] => Mux64.IN29
i_argument[5] => Mux64.IN30
i_argument[5] => Mux64.IN31
i_argument[5] => Mux64.IN32
i_argument[5] => Mux64.IN33
i_argument[5] => Mux64.IN34
i_argument[5] => Mux64.IN35
i_argument[5] => Mux64.IN36
i_argument[5] => Mux64.IN37
i_argument[5] => Mux64.IN38
i_argument[5] => Mux64.IN39
i_argument[5] => Mux64.IN40
i_argument[5] => Mux64.IN41
i_argument[5] => Mux64.IN42
i_argument[5] => Mux64.IN43
i_argument[5] => Mux64.IN44
i_argument[5] => Mux64.IN45
i_argument[5] => Mux64.IN46
i_argument[5] => Mux64.IN47
i_argument[5] => Mux64.IN48
i_argument[5] => Mux64.IN49
i_argument[5] => Mux64.IN50
i_argument[5] => Mux64.IN51
i_argument[5] => Mux64.IN52
i_argument[5] => Mux64.IN53
i_argument[5] => Mux64.IN54
i_argument[5] => Mux64.IN55
i_argument[5] => Mux64.IN56
i_argument[5] => Mux64.IN57
i_argument[5] => Mux64.IN58
i_argument[5] => Mux64.IN59
i_argument[5] => Mux64.IN60
i_argument[5] => Mux64.IN61
i_argument[5] => Mux64.IN62
i_argument[5] => Mux64.IN63
i_argument[5] => Mux64.IN64
i_argument[5] => Mux64.IN65
i_argument[5] => Mux64.IN66
i_argument[5] => Mux64.IN67
i_argument[5] => Mux64.IN68
i_argument[5] => Mux64.IN69
i_argument[5] => cmd_argument[5].DATAA
i_argument[6] => cmd_argument.DATAA
i_argument[6] => Mux63.IN7
i_argument[6] => Mux63.IN8
i_argument[6] => Mux63.IN9
i_argument[6] => Mux63.IN10
i_argument[6] => Mux63.IN11
i_argument[6] => Mux63.IN12
i_argument[6] => Mux63.IN13
i_argument[6] => Mux63.IN14
i_argument[6] => Mux63.IN15
i_argument[6] => Mux63.IN16
i_argument[6] => Mux63.IN17
i_argument[6] => Mux63.IN18
i_argument[6] => Mux63.IN19
i_argument[6] => Mux63.IN20
i_argument[6] => Mux63.IN21
i_argument[6] => Mux63.IN22
i_argument[6] => Mux63.IN23
i_argument[6] => Mux63.IN24
i_argument[6] => Mux63.IN25
i_argument[6] => Mux63.IN26
i_argument[6] => Mux63.IN27
i_argument[6] => Mux63.IN28
i_argument[6] => Mux63.IN29
i_argument[6] => Mux63.IN30
i_argument[6] => Mux63.IN31
i_argument[6] => Mux63.IN32
i_argument[6] => Mux63.IN33
i_argument[6] => Mux63.IN34
i_argument[6] => Mux63.IN35
i_argument[6] => Mux63.IN36
i_argument[6] => Mux63.IN37
i_argument[6] => Mux63.IN38
i_argument[6] => Mux63.IN39
i_argument[6] => Mux63.IN40
i_argument[6] => Mux63.IN41
i_argument[6] => Mux63.IN42
i_argument[6] => Mux63.IN43
i_argument[6] => Mux63.IN44
i_argument[6] => Mux63.IN45
i_argument[6] => Mux63.IN46
i_argument[6] => Mux63.IN47
i_argument[6] => Mux63.IN48
i_argument[6] => Mux63.IN49
i_argument[6] => Mux63.IN50
i_argument[6] => Mux63.IN51
i_argument[6] => Mux63.IN52
i_argument[6] => Mux63.IN53
i_argument[6] => Mux63.IN54
i_argument[6] => Mux63.IN55
i_argument[6] => Mux63.IN56
i_argument[6] => Mux63.IN57
i_argument[6] => Mux63.IN58
i_argument[6] => Mux63.IN59
i_argument[6] => Mux63.IN60
i_argument[6] => Mux63.IN61
i_argument[6] => Mux63.IN62
i_argument[6] => Mux63.IN63
i_argument[6] => Mux63.IN64
i_argument[6] => Mux63.IN65
i_argument[6] => Mux63.IN66
i_argument[6] => Mux63.IN67
i_argument[6] => Mux63.IN68
i_argument[6] => Mux63.IN69
i_argument[6] => cmd_argument[6].DATAA
i_argument[7] => cmd_argument.DATAA
i_argument[7] => Mux62.IN7
i_argument[7] => Mux62.IN8
i_argument[7] => Mux62.IN9
i_argument[7] => Mux62.IN10
i_argument[7] => Mux62.IN11
i_argument[7] => Mux62.IN12
i_argument[7] => Mux62.IN13
i_argument[7] => Mux62.IN14
i_argument[7] => Mux62.IN15
i_argument[7] => Mux62.IN16
i_argument[7] => Mux62.IN17
i_argument[7] => Mux62.IN18
i_argument[7] => Mux62.IN19
i_argument[7] => Mux62.IN20
i_argument[7] => Mux62.IN21
i_argument[7] => Mux62.IN22
i_argument[7] => Mux62.IN23
i_argument[7] => Mux62.IN24
i_argument[7] => Mux62.IN25
i_argument[7] => Mux62.IN26
i_argument[7] => Mux62.IN27
i_argument[7] => Mux62.IN28
i_argument[7] => Mux62.IN29
i_argument[7] => Mux62.IN30
i_argument[7] => Mux62.IN31
i_argument[7] => Mux62.IN32
i_argument[7] => Mux62.IN33
i_argument[7] => Mux62.IN34
i_argument[7] => Mux62.IN35
i_argument[7] => Mux62.IN36
i_argument[7] => Mux62.IN37
i_argument[7] => Mux62.IN38
i_argument[7] => Mux62.IN39
i_argument[7] => Mux62.IN40
i_argument[7] => Mux62.IN41
i_argument[7] => Mux62.IN42
i_argument[7] => Mux62.IN43
i_argument[7] => Mux62.IN44
i_argument[7] => Mux62.IN45
i_argument[7] => Mux62.IN46
i_argument[7] => Mux62.IN47
i_argument[7] => Mux62.IN48
i_argument[7] => Mux62.IN49
i_argument[7] => Mux62.IN50
i_argument[7] => Mux62.IN51
i_argument[7] => Mux62.IN52
i_argument[7] => Mux62.IN53
i_argument[7] => Mux62.IN54
i_argument[7] => Mux62.IN55
i_argument[7] => Mux62.IN56
i_argument[7] => Mux62.IN57
i_argument[7] => Mux62.IN58
i_argument[7] => Mux62.IN59
i_argument[7] => Mux62.IN60
i_argument[7] => Mux62.IN61
i_argument[7] => Mux62.IN62
i_argument[7] => Mux62.IN63
i_argument[7] => Mux62.IN64
i_argument[7] => Mux62.IN65
i_argument[7] => Mux62.IN66
i_argument[7] => Mux62.IN67
i_argument[7] => Mux62.IN68
i_argument[7] => Mux62.IN69
i_argument[7] => cmd_argument[7].DATAA
i_argument[8] => cmd_argument.DATAA
i_argument[8] => Mux61.IN7
i_argument[8] => Mux61.IN8
i_argument[8] => Mux61.IN9
i_argument[8] => Mux61.IN10
i_argument[8] => Mux61.IN11
i_argument[8] => Mux61.IN12
i_argument[8] => Mux61.IN13
i_argument[8] => Mux61.IN14
i_argument[8] => Mux61.IN15
i_argument[8] => Mux61.IN16
i_argument[8] => Mux61.IN17
i_argument[8] => Mux61.IN18
i_argument[8] => Mux61.IN19
i_argument[8] => Mux61.IN20
i_argument[8] => Mux61.IN21
i_argument[8] => Mux61.IN22
i_argument[8] => Mux61.IN23
i_argument[8] => Mux61.IN24
i_argument[8] => Mux61.IN25
i_argument[8] => Mux61.IN26
i_argument[8] => Mux61.IN27
i_argument[8] => Mux61.IN28
i_argument[8] => Mux61.IN29
i_argument[8] => Mux61.IN30
i_argument[8] => Mux61.IN31
i_argument[8] => Mux61.IN32
i_argument[8] => Mux61.IN33
i_argument[8] => Mux61.IN34
i_argument[8] => Mux61.IN35
i_argument[8] => Mux61.IN36
i_argument[8] => Mux61.IN37
i_argument[8] => Mux61.IN38
i_argument[8] => Mux61.IN39
i_argument[8] => Mux61.IN40
i_argument[8] => Mux61.IN41
i_argument[8] => Mux61.IN42
i_argument[8] => Mux61.IN43
i_argument[8] => Mux61.IN44
i_argument[8] => Mux61.IN45
i_argument[8] => Mux61.IN46
i_argument[8] => Mux61.IN47
i_argument[8] => Mux61.IN48
i_argument[8] => Mux61.IN49
i_argument[8] => Mux61.IN50
i_argument[8] => Mux61.IN51
i_argument[8] => Mux61.IN52
i_argument[8] => Mux61.IN53
i_argument[8] => Mux61.IN54
i_argument[8] => Mux61.IN55
i_argument[8] => Mux61.IN56
i_argument[8] => Mux61.IN57
i_argument[8] => Mux61.IN58
i_argument[8] => Mux61.IN59
i_argument[8] => Mux61.IN60
i_argument[8] => Mux61.IN61
i_argument[8] => Mux61.IN62
i_argument[8] => Mux61.IN63
i_argument[8] => Mux61.IN64
i_argument[8] => Mux61.IN65
i_argument[8] => Mux61.IN66
i_argument[8] => Mux61.IN67
i_argument[8] => Mux61.IN68
i_argument[8] => Mux61.IN69
i_argument[8] => cmd_argument[8].DATAA
i_argument[9] => cmd_argument.DATAA
i_argument[9] => Mux60.IN7
i_argument[9] => Mux60.IN8
i_argument[9] => Mux60.IN9
i_argument[9] => Mux60.IN10
i_argument[9] => Mux60.IN11
i_argument[9] => Mux60.IN12
i_argument[9] => Mux60.IN13
i_argument[9] => Mux60.IN14
i_argument[9] => Mux60.IN15
i_argument[9] => Mux60.IN16
i_argument[9] => Mux60.IN17
i_argument[9] => Mux60.IN18
i_argument[9] => Mux60.IN19
i_argument[9] => Mux60.IN20
i_argument[9] => Mux60.IN21
i_argument[9] => Mux60.IN22
i_argument[9] => Mux60.IN23
i_argument[9] => Mux60.IN24
i_argument[9] => Mux60.IN25
i_argument[9] => Mux60.IN26
i_argument[9] => Mux60.IN27
i_argument[9] => Mux60.IN28
i_argument[9] => Mux60.IN29
i_argument[9] => Mux60.IN30
i_argument[9] => Mux60.IN31
i_argument[9] => Mux60.IN32
i_argument[9] => Mux60.IN33
i_argument[9] => Mux60.IN34
i_argument[9] => Mux60.IN35
i_argument[9] => Mux60.IN36
i_argument[9] => Mux60.IN37
i_argument[9] => Mux60.IN38
i_argument[9] => Mux60.IN39
i_argument[9] => Mux60.IN40
i_argument[9] => Mux60.IN41
i_argument[9] => Mux60.IN42
i_argument[9] => Mux60.IN43
i_argument[9] => Mux60.IN44
i_argument[9] => Mux60.IN45
i_argument[9] => Mux60.IN46
i_argument[9] => Mux60.IN47
i_argument[9] => Mux60.IN48
i_argument[9] => Mux60.IN49
i_argument[9] => Mux60.IN50
i_argument[9] => Mux60.IN51
i_argument[9] => Mux60.IN52
i_argument[9] => Mux60.IN53
i_argument[9] => Mux60.IN54
i_argument[9] => Mux60.IN55
i_argument[9] => Mux60.IN56
i_argument[9] => Mux60.IN57
i_argument[9] => Mux60.IN58
i_argument[9] => Mux60.IN59
i_argument[9] => Mux60.IN60
i_argument[9] => Mux60.IN61
i_argument[9] => Mux60.IN62
i_argument[9] => Mux60.IN63
i_argument[9] => Mux60.IN64
i_argument[9] => Mux60.IN65
i_argument[9] => Mux60.IN66
i_argument[9] => Mux60.IN67
i_argument[9] => Mux60.IN68
i_argument[9] => Mux60.IN69
i_argument[9] => cmd_argument[9].DATAA
i_argument[10] => cmd_argument.DATAA
i_argument[10] => Mux59.IN7
i_argument[10] => Mux59.IN8
i_argument[10] => Mux59.IN9
i_argument[10] => Mux59.IN10
i_argument[10] => Mux59.IN11
i_argument[10] => Mux59.IN12
i_argument[10] => Mux59.IN13
i_argument[10] => Mux59.IN14
i_argument[10] => Mux59.IN15
i_argument[10] => Mux59.IN16
i_argument[10] => Mux59.IN17
i_argument[10] => Mux59.IN18
i_argument[10] => Mux59.IN19
i_argument[10] => Mux59.IN20
i_argument[10] => Mux59.IN21
i_argument[10] => Mux59.IN22
i_argument[10] => Mux59.IN23
i_argument[10] => Mux59.IN24
i_argument[10] => Mux59.IN25
i_argument[10] => Mux59.IN26
i_argument[10] => Mux59.IN27
i_argument[10] => Mux59.IN28
i_argument[10] => Mux59.IN29
i_argument[10] => Mux59.IN30
i_argument[10] => Mux59.IN31
i_argument[10] => Mux59.IN32
i_argument[10] => Mux59.IN33
i_argument[10] => Mux59.IN34
i_argument[10] => Mux59.IN35
i_argument[10] => Mux59.IN36
i_argument[10] => Mux59.IN37
i_argument[10] => Mux59.IN38
i_argument[10] => Mux59.IN39
i_argument[10] => Mux59.IN40
i_argument[10] => Mux59.IN41
i_argument[10] => Mux59.IN42
i_argument[10] => Mux59.IN43
i_argument[10] => Mux59.IN44
i_argument[10] => Mux59.IN45
i_argument[10] => Mux59.IN46
i_argument[10] => Mux59.IN47
i_argument[10] => Mux59.IN48
i_argument[10] => Mux59.IN49
i_argument[10] => Mux59.IN50
i_argument[10] => Mux59.IN51
i_argument[10] => Mux59.IN52
i_argument[10] => Mux59.IN53
i_argument[10] => Mux59.IN54
i_argument[10] => Mux59.IN55
i_argument[10] => Mux59.IN56
i_argument[10] => Mux59.IN57
i_argument[10] => Mux59.IN58
i_argument[10] => Mux59.IN59
i_argument[10] => Mux59.IN60
i_argument[10] => Mux59.IN61
i_argument[10] => Mux59.IN62
i_argument[10] => Mux59.IN63
i_argument[10] => Mux59.IN64
i_argument[10] => Mux59.IN65
i_argument[10] => Mux59.IN66
i_argument[10] => Mux59.IN67
i_argument[10] => Mux59.IN68
i_argument[10] => Mux59.IN69
i_argument[10] => cmd_argument[10].DATAA
i_argument[11] => cmd_argument.DATAA
i_argument[11] => Mux58.IN7
i_argument[11] => Mux58.IN8
i_argument[11] => Mux58.IN9
i_argument[11] => Mux58.IN10
i_argument[11] => Mux58.IN11
i_argument[11] => Mux58.IN12
i_argument[11] => Mux58.IN13
i_argument[11] => Mux58.IN14
i_argument[11] => Mux58.IN15
i_argument[11] => Mux58.IN16
i_argument[11] => Mux58.IN17
i_argument[11] => Mux58.IN18
i_argument[11] => Mux58.IN19
i_argument[11] => Mux58.IN20
i_argument[11] => Mux58.IN21
i_argument[11] => Mux58.IN22
i_argument[11] => Mux58.IN23
i_argument[11] => Mux58.IN24
i_argument[11] => Mux58.IN25
i_argument[11] => Mux58.IN26
i_argument[11] => Mux58.IN27
i_argument[11] => Mux58.IN28
i_argument[11] => Mux58.IN29
i_argument[11] => Mux58.IN30
i_argument[11] => Mux58.IN31
i_argument[11] => Mux58.IN32
i_argument[11] => Mux58.IN33
i_argument[11] => Mux58.IN34
i_argument[11] => Mux58.IN35
i_argument[11] => Mux58.IN36
i_argument[11] => Mux58.IN37
i_argument[11] => Mux58.IN38
i_argument[11] => Mux58.IN39
i_argument[11] => Mux58.IN40
i_argument[11] => Mux58.IN41
i_argument[11] => Mux58.IN42
i_argument[11] => Mux58.IN43
i_argument[11] => Mux58.IN44
i_argument[11] => Mux58.IN45
i_argument[11] => Mux58.IN46
i_argument[11] => Mux58.IN47
i_argument[11] => Mux58.IN48
i_argument[11] => Mux58.IN49
i_argument[11] => Mux58.IN50
i_argument[11] => Mux58.IN51
i_argument[11] => Mux58.IN52
i_argument[11] => Mux58.IN53
i_argument[11] => Mux58.IN54
i_argument[11] => Mux58.IN55
i_argument[11] => Mux58.IN56
i_argument[11] => Mux58.IN57
i_argument[11] => Mux58.IN58
i_argument[11] => Mux58.IN59
i_argument[11] => Mux58.IN60
i_argument[11] => Mux58.IN61
i_argument[11] => Mux58.IN62
i_argument[11] => Mux58.IN63
i_argument[11] => Mux58.IN64
i_argument[11] => Mux58.IN65
i_argument[11] => Mux58.IN66
i_argument[11] => Mux58.IN67
i_argument[11] => Mux58.IN68
i_argument[11] => Mux58.IN69
i_argument[11] => cmd_argument[11].DATAA
i_argument[12] => cmd_argument.DATAA
i_argument[12] => Mux57.IN7
i_argument[12] => Mux57.IN8
i_argument[12] => Mux57.IN9
i_argument[12] => Mux57.IN10
i_argument[12] => Mux57.IN11
i_argument[12] => Mux57.IN12
i_argument[12] => Mux57.IN13
i_argument[12] => Mux57.IN14
i_argument[12] => Mux57.IN15
i_argument[12] => Mux57.IN16
i_argument[12] => Mux57.IN17
i_argument[12] => Mux57.IN18
i_argument[12] => Mux57.IN19
i_argument[12] => Mux57.IN20
i_argument[12] => Mux57.IN21
i_argument[12] => Mux57.IN22
i_argument[12] => Mux57.IN23
i_argument[12] => Mux57.IN24
i_argument[12] => Mux57.IN25
i_argument[12] => Mux57.IN26
i_argument[12] => Mux57.IN27
i_argument[12] => Mux57.IN28
i_argument[12] => Mux57.IN29
i_argument[12] => Mux57.IN30
i_argument[12] => Mux57.IN31
i_argument[12] => Mux57.IN32
i_argument[12] => Mux57.IN33
i_argument[12] => Mux57.IN34
i_argument[12] => Mux57.IN35
i_argument[12] => Mux57.IN36
i_argument[12] => Mux57.IN37
i_argument[12] => Mux57.IN38
i_argument[12] => Mux57.IN39
i_argument[12] => Mux57.IN40
i_argument[12] => Mux57.IN41
i_argument[12] => Mux57.IN42
i_argument[12] => Mux57.IN43
i_argument[12] => Mux57.IN44
i_argument[12] => Mux57.IN45
i_argument[12] => Mux57.IN46
i_argument[12] => Mux57.IN47
i_argument[12] => Mux57.IN48
i_argument[12] => Mux57.IN49
i_argument[12] => Mux57.IN50
i_argument[12] => Mux57.IN51
i_argument[12] => Mux57.IN52
i_argument[12] => Mux57.IN53
i_argument[12] => Mux57.IN54
i_argument[12] => Mux57.IN55
i_argument[12] => Mux57.IN56
i_argument[12] => Mux57.IN57
i_argument[12] => Mux57.IN58
i_argument[12] => Mux57.IN59
i_argument[12] => Mux57.IN60
i_argument[12] => Mux57.IN61
i_argument[12] => Mux57.IN62
i_argument[12] => Mux57.IN63
i_argument[12] => Mux57.IN64
i_argument[12] => Mux57.IN65
i_argument[12] => Mux57.IN66
i_argument[12] => Mux57.IN67
i_argument[12] => Mux57.IN68
i_argument[12] => Mux57.IN69
i_argument[12] => cmd_argument[12].DATAA
i_argument[13] => cmd_argument.DATAA
i_argument[13] => Mux56.IN7
i_argument[13] => Mux56.IN8
i_argument[13] => Mux56.IN9
i_argument[13] => Mux56.IN10
i_argument[13] => Mux56.IN11
i_argument[13] => Mux56.IN12
i_argument[13] => Mux56.IN13
i_argument[13] => Mux56.IN14
i_argument[13] => Mux56.IN15
i_argument[13] => Mux56.IN16
i_argument[13] => Mux56.IN17
i_argument[13] => Mux56.IN18
i_argument[13] => Mux56.IN19
i_argument[13] => Mux56.IN20
i_argument[13] => Mux56.IN21
i_argument[13] => Mux56.IN22
i_argument[13] => Mux56.IN23
i_argument[13] => Mux56.IN24
i_argument[13] => Mux56.IN25
i_argument[13] => Mux56.IN26
i_argument[13] => Mux56.IN27
i_argument[13] => Mux56.IN28
i_argument[13] => Mux56.IN29
i_argument[13] => Mux56.IN30
i_argument[13] => Mux56.IN31
i_argument[13] => Mux56.IN32
i_argument[13] => Mux56.IN33
i_argument[13] => Mux56.IN34
i_argument[13] => Mux56.IN35
i_argument[13] => Mux56.IN36
i_argument[13] => Mux56.IN37
i_argument[13] => Mux56.IN38
i_argument[13] => Mux56.IN39
i_argument[13] => Mux56.IN40
i_argument[13] => Mux56.IN41
i_argument[13] => Mux56.IN42
i_argument[13] => Mux56.IN43
i_argument[13] => Mux56.IN44
i_argument[13] => Mux56.IN45
i_argument[13] => Mux56.IN46
i_argument[13] => Mux56.IN47
i_argument[13] => Mux56.IN48
i_argument[13] => Mux56.IN49
i_argument[13] => Mux56.IN50
i_argument[13] => Mux56.IN51
i_argument[13] => Mux56.IN52
i_argument[13] => Mux56.IN53
i_argument[13] => Mux56.IN54
i_argument[13] => Mux56.IN55
i_argument[13] => Mux56.IN56
i_argument[13] => Mux56.IN57
i_argument[13] => Mux56.IN58
i_argument[13] => Mux56.IN59
i_argument[13] => Mux56.IN60
i_argument[13] => Mux56.IN61
i_argument[13] => Mux56.IN62
i_argument[13] => Mux56.IN63
i_argument[13] => Mux56.IN64
i_argument[13] => Mux56.IN65
i_argument[13] => Mux56.IN66
i_argument[13] => Mux56.IN67
i_argument[13] => Mux56.IN68
i_argument[13] => Mux56.IN69
i_argument[13] => cmd_argument[13].DATAA
i_argument[14] => cmd_argument.DATAA
i_argument[14] => Mux55.IN7
i_argument[14] => Mux55.IN8
i_argument[14] => Mux55.IN9
i_argument[14] => Mux55.IN10
i_argument[14] => Mux55.IN11
i_argument[14] => Mux55.IN12
i_argument[14] => Mux55.IN13
i_argument[14] => Mux55.IN14
i_argument[14] => Mux55.IN15
i_argument[14] => Mux55.IN16
i_argument[14] => Mux55.IN17
i_argument[14] => Mux55.IN18
i_argument[14] => Mux55.IN19
i_argument[14] => Mux55.IN20
i_argument[14] => Mux55.IN21
i_argument[14] => Mux55.IN22
i_argument[14] => Mux55.IN23
i_argument[14] => Mux55.IN24
i_argument[14] => Mux55.IN25
i_argument[14] => Mux55.IN26
i_argument[14] => Mux55.IN27
i_argument[14] => Mux55.IN28
i_argument[14] => Mux55.IN29
i_argument[14] => Mux55.IN30
i_argument[14] => Mux55.IN31
i_argument[14] => Mux55.IN32
i_argument[14] => Mux55.IN33
i_argument[14] => Mux55.IN34
i_argument[14] => Mux55.IN35
i_argument[14] => Mux55.IN36
i_argument[14] => Mux55.IN37
i_argument[14] => Mux55.IN38
i_argument[14] => Mux55.IN39
i_argument[14] => Mux55.IN40
i_argument[14] => Mux55.IN41
i_argument[14] => Mux55.IN42
i_argument[14] => Mux55.IN43
i_argument[14] => Mux55.IN44
i_argument[14] => Mux55.IN45
i_argument[14] => Mux55.IN46
i_argument[14] => Mux55.IN47
i_argument[14] => Mux55.IN48
i_argument[14] => Mux55.IN49
i_argument[14] => Mux55.IN50
i_argument[14] => Mux55.IN51
i_argument[14] => Mux55.IN52
i_argument[14] => Mux55.IN53
i_argument[14] => Mux55.IN54
i_argument[14] => Mux55.IN55
i_argument[14] => Mux55.IN56
i_argument[14] => Mux55.IN57
i_argument[14] => Mux55.IN58
i_argument[14] => Mux55.IN59
i_argument[14] => Mux55.IN60
i_argument[14] => Mux55.IN61
i_argument[14] => Mux55.IN62
i_argument[14] => Mux55.IN63
i_argument[14] => Mux55.IN64
i_argument[14] => Mux55.IN65
i_argument[14] => Mux55.IN66
i_argument[14] => Mux55.IN67
i_argument[14] => Mux55.IN68
i_argument[14] => Mux55.IN69
i_argument[14] => cmd_argument[14].DATAA
i_argument[15] => cmd_argument.DATAA
i_argument[15] => Mux54.IN7
i_argument[15] => Mux54.IN8
i_argument[15] => Mux54.IN9
i_argument[15] => Mux54.IN10
i_argument[15] => Mux54.IN11
i_argument[15] => Mux54.IN12
i_argument[15] => Mux54.IN13
i_argument[15] => Mux54.IN14
i_argument[15] => Mux54.IN15
i_argument[15] => Mux54.IN16
i_argument[15] => Mux54.IN17
i_argument[15] => Mux54.IN18
i_argument[15] => Mux54.IN19
i_argument[15] => Mux54.IN20
i_argument[15] => Mux54.IN21
i_argument[15] => Mux54.IN22
i_argument[15] => Mux54.IN23
i_argument[15] => Mux54.IN24
i_argument[15] => Mux54.IN25
i_argument[15] => Mux54.IN26
i_argument[15] => Mux54.IN27
i_argument[15] => Mux54.IN28
i_argument[15] => Mux54.IN29
i_argument[15] => Mux54.IN30
i_argument[15] => Mux54.IN31
i_argument[15] => Mux54.IN32
i_argument[15] => Mux54.IN33
i_argument[15] => Mux54.IN34
i_argument[15] => Mux54.IN35
i_argument[15] => Mux54.IN36
i_argument[15] => Mux54.IN37
i_argument[15] => Mux54.IN38
i_argument[15] => Mux54.IN39
i_argument[15] => Mux54.IN40
i_argument[15] => Mux54.IN41
i_argument[15] => Mux54.IN42
i_argument[15] => Mux54.IN43
i_argument[15] => Mux54.IN44
i_argument[15] => Mux54.IN45
i_argument[15] => Mux54.IN46
i_argument[15] => Mux54.IN47
i_argument[15] => Mux54.IN48
i_argument[15] => Mux54.IN49
i_argument[15] => Mux54.IN50
i_argument[15] => Mux54.IN51
i_argument[15] => Mux54.IN52
i_argument[15] => Mux54.IN53
i_argument[15] => Mux54.IN54
i_argument[15] => Mux54.IN55
i_argument[15] => Mux54.IN56
i_argument[15] => Mux54.IN57
i_argument[15] => Mux54.IN58
i_argument[15] => Mux54.IN59
i_argument[15] => Mux54.IN60
i_argument[15] => Mux54.IN61
i_argument[15] => Mux54.IN62
i_argument[15] => Mux54.IN63
i_argument[15] => Mux54.IN64
i_argument[15] => Mux54.IN65
i_argument[15] => Mux54.IN66
i_argument[15] => Mux54.IN67
i_argument[15] => Mux54.IN68
i_argument[15] => Mux54.IN69
i_argument[15] => cmd_argument[15].DATAA
i_argument[16] => cmd_argument.DATAA
i_argument[16] => Mux53.IN7
i_argument[16] => Mux53.IN8
i_argument[16] => Mux53.IN9
i_argument[16] => Mux53.IN10
i_argument[16] => Mux53.IN11
i_argument[16] => Mux53.IN12
i_argument[16] => Mux53.IN13
i_argument[16] => Mux53.IN14
i_argument[16] => Mux53.IN15
i_argument[16] => Mux53.IN16
i_argument[16] => Mux53.IN17
i_argument[16] => Mux53.IN18
i_argument[16] => Mux53.IN19
i_argument[16] => Mux53.IN20
i_argument[16] => Mux53.IN21
i_argument[16] => Mux53.IN22
i_argument[16] => Mux53.IN23
i_argument[16] => Mux53.IN24
i_argument[16] => Mux53.IN25
i_argument[16] => Mux53.IN26
i_argument[16] => Mux53.IN27
i_argument[16] => Mux53.IN28
i_argument[16] => Mux53.IN29
i_argument[16] => Mux53.IN30
i_argument[16] => Mux53.IN31
i_argument[16] => Mux53.IN32
i_argument[16] => Mux53.IN33
i_argument[16] => Mux53.IN34
i_argument[16] => Mux53.IN35
i_argument[16] => Mux53.IN36
i_argument[16] => Mux53.IN37
i_argument[16] => Mux53.IN38
i_argument[16] => Mux53.IN39
i_argument[16] => Mux53.IN40
i_argument[16] => Mux53.IN41
i_argument[16] => Mux53.IN42
i_argument[16] => Mux53.IN43
i_argument[16] => Mux53.IN44
i_argument[16] => Mux53.IN45
i_argument[16] => Mux53.IN46
i_argument[16] => Mux53.IN47
i_argument[16] => Mux53.IN48
i_argument[16] => Mux53.IN49
i_argument[16] => Mux53.IN50
i_argument[16] => Mux53.IN51
i_argument[16] => Mux53.IN52
i_argument[16] => Mux53.IN53
i_argument[16] => Mux53.IN54
i_argument[16] => Mux53.IN55
i_argument[16] => Mux53.IN56
i_argument[16] => Mux53.IN57
i_argument[16] => Mux53.IN58
i_argument[16] => Mux53.IN59
i_argument[16] => Mux53.IN60
i_argument[16] => Mux53.IN61
i_argument[16] => Mux53.IN62
i_argument[16] => cmd_argument[16].DATAA
i_argument[17] => cmd_argument.DATAA
i_argument[17] => Mux52.IN7
i_argument[17] => Mux52.IN8
i_argument[17] => Mux52.IN9
i_argument[17] => Mux52.IN10
i_argument[17] => Mux52.IN11
i_argument[17] => Mux52.IN12
i_argument[17] => Mux52.IN13
i_argument[17] => Mux52.IN14
i_argument[17] => Mux52.IN15
i_argument[17] => Mux52.IN16
i_argument[17] => Mux52.IN17
i_argument[17] => Mux52.IN18
i_argument[17] => Mux52.IN19
i_argument[17] => Mux52.IN20
i_argument[17] => Mux52.IN21
i_argument[17] => Mux52.IN22
i_argument[17] => Mux52.IN23
i_argument[17] => Mux52.IN24
i_argument[17] => Mux52.IN25
i_argument[17] => Mux52.IN26
i_argument[17] => Mux52.IN27
i_argument[17] => Mux52.IN28
i_argument[17] => Mux52.IN29
i_argument[17] => Mux52.IN30
i_argument[17] => Mux52.IN31
i_argument[17] => Mux52.IN32
i_argument[17] => Mux52.IN33
i_argument[17] => Mux52.IN34
i_argument[17] => Mux52.IN35
i_argument[17] => Mux52.IN36
i_argument[17] => Mux52.IN37
i_argument[17] => Mux52.IN38
i_argument[17] => Mux52.IN39
i_argument[17] => Mux52.IN40
i_argument[17] => Mux52.IN41
i_argument[17] => Mux52.IN42
i_argument[17] => Mux52.IN43
i_argument[17] => Mux52.IN44
i_argument[17] => Mux52.IN45
i_argument[17] => Mux52.IN46
i_argument[17] => Mux52.IN47
i_argument[17] => Mux52.IN48
i_argument[17] => Mux52.IN49
i_argument[17] => Mux52.IN50
i_argument[17] => Mux52.IN51
i_argument[17] => Mux52.IN52
i_argument[17] => Mux52.IN53
i_argument[17] => Mux52.IN54
i_argument[17] => Mux52.IN55
i_argument[17] => Mux52.IN56
i_argument[17] => Mux52.IN57
i_argument[17] => Mux52.IN58
i_argument[17] => Mux52.IN59
i_argument[17] => Mux52.IN60
i_argument[17] => Mux52.IN61
i_argument[17] => Mux52.IN62
i_argument[17] => cmd_argument[17].DATAA
i_argument[18] => cmd_argument.DATAA
i_argument[18] => Mux51.IN7
i_argument[18] => Mux51.IN8
i_argument[18] => Mux51.IN9
i_argument[18] => Mux51.IN10
i_argument[18] => Mux51.IN11
i_argument[18] => Mux51.IN12
i_argument[18] => Mux51.IN13
i_argument[18] => Mux51.IN14
i_argument[18] => Mux51.IN15
i_argument[18] => Mux51.IN16
i_argument[18] => Mux51.IN17
i_argument[18] => Mux51.IN18
i_argument[18] => Mux51.IN19
i_argument[18] => Mux51.IN20
i_argument[18] => Mux51.IN21
i_argument[18] => Mux51.IN22
i_argument[18] => Mux51.IN23
i_argument[18] => Mux51.IN24
i_argument[18] => Mux51.IN25
i_argument[18] => Mux51.IN26
i_argument[18] => Mux51.IN27
i_argument[18] => Mux51.IN28
i_argument[18] => Mux51.IN29
i_argument[18] => Mux51.IN30
i_argument[18] => Mux51.IN31
i_argument[18] => Mux51.IN32
i_argument[18] => Mux51.IN33
i_argument[18] => Mux51.IN34
i_argument[18] => Mux51.IN35
i_argument[18] => Mux51.IN36
i_argument[18] => Mux51.IN37
i_argument[18] => Mux51.IN38
i_argument[18] => Mux51.IN39
i_argument[18] => Mux51.IN40
i_argument[18] => Mux51.IN41
i_argument[18] => Mux51.IN42
i_argument[18] => Mux51.IN43
i_argument[18] => Mux51.IN44
i_argument[18] => Mux51.IN45
i_argument[18] => Mux51.IN46
i_argument[18] => Mux51.IN47
i_argument[18] => Mux51.IN48
i_argument[18] => Mux51.IN49
i_argument[18] => Mux51.IN50
i_argument[18] => Mux51.IN51
i_argument[18] => Mux51.IN52
i_argument[18] => Mux51.IN53
i_argument[18] => Mux51.IN54
i_argument[18] => Mux51.IN55
i_argument[18] => Mux51.IN56
i_argument[18] => Mux51.IN57
i_argument[18] => Mux51.IN58
i_argument[18] => Mux51.IN59
i_argument[18] => Mux51.IN60
i_argument[18] => Mux51.IN61
i_argument[18] => Mux51.IN62
i_argument[18] => cmd_argument[18].DATAA
i_argument[19] => cmd_argument.DATAA
i_argument[19] => Mux50.IN7
i_argument[19] => Mux50.IN8
i_argument[19] => Mux50.IN9
i_argument[19] => Mux50.IN10
i_argument[19] => Mux50.IN11
i_argument[19] => Mux50.IN12
i_argument[19] => Mux50.IN13
i_argument[19] => Mux50.IN14
i_argument[19] => Mux50.IN15
i_argument[19] => Mux50.IN16
i_argument[19] => Mux50.IN17
i_argument[19] => Mux50.IN18
i_argument[19] => Mux50.IN19
i_argument[19] => Mux50.IN20
i_argument[19] => Mux50.IN21
i_argument[19] => Mux50.IN22
i_argument[19] => Mux50.IN23
i_argument[19] => Mux50.IN24
i_argument[19] => Mux50.IN25
i_argument[19] => Mux50.IN26
i_argument[19] => Mux50.IN27
i_argument[19] => Mux50.IN28
i_argument[19] => Mux50.IN29
i_argument[19] => Mux50.IN30
i_argument[19] => Mux50.IN31
i_argument[19] => Mux50.IN32
i_argument[19] => Mux50.IN33
i_argument[19] => Mux50.IN34
i_argument[19] => Mux50.IN35
i_argument[19] => Mux50.IN36
i_argument[19] => Mux50.IN37
i_argument[19] => Mux50.IN38
i_argument[19] => Mux50.IN39
i_argument[19] => Mux50.IN40
i_argument[19] => Mux50.IN41
i_argument[19] => Mux50.IN42
i_argument[19] => Mux50.IN43
i_argument[19] => Mux50.IN44
i_argument[19] => Mux50.IN45
i_argument[19] => Mux50.IN46
i_argument[19] => Mux50.IN47
i_argument[19] => Mux50.IN48
i_argument[19] => Mux50.IN49
i_argument[19] => Mux50.IN50
i_argument[19] => Mux50.IN51
i_argument[19] => Mux50.IN52
i_argument[19] => Mux50.IN53
i_argument[19] => Mux50.IN54
i_argument[19] => Mux50.IN55
i_argument[19] => Mux50.IN56
i_argument[19] => Mux50.IN57
i_argument[19] => Mux50.IN58
i_argument[19] => Mux50.IN59
i_argument[19] => Mux50.IN60
i_argument[19] => Mux50.IN61
i_argument[19] => Mux50.IN62
i_argument[19] => cmd_argument[19].DATAA
i_argument[20] => cmd_argument.DATAA
i_argument[20] => Mux49.IN7
i_argument[20] => Mux49.IN8
i_argument[20] => Mux49.IN9
i_argument[20] => Mux49.IN10
i_argument[20] => Mux49.IN11
i_argument[20] => Mux49.IN12
i_argument[20] => Mux49.IN13
i_argument[20] => Mux49.IN14
i_argument[20] => Mux49.IN15
i_argument[20] => Mux49.IN16
i_argument[20] => Mux49.IN17
i_argument[20] => Mux49.IN18
i_argument[20] => Mux49.IN19
i_argument[20] => Mux49.IN20
i_argument[20] => Mux49.IN21
i_argument[20] => Mux49.IN22
i_argument[20] => Mux49.IN23
i_argument[20] => Mux49.IN24
i_argument[20] => Mux49.IN25
i_argument[20] => Mux49.IN26
i_argument[20] => Mux49.IN27
i_argument[20] => Mux49.IN28
i_argument[20] => Mux49.IN29
i_argument[20] => Mux49.IN30
i_argument[20] => Mux49.IN31
i_argument[20] => Mux49.IN32
i_argument[20] => Mux49.IN33
i_argument[20] => Mux49.IN34
i_argument[20] => Mux49.IN35
i_argument[20] => Mux49.IN36
i_argument[20] => Mux49.IN37
i_argument[20] => Mux49.IN38
i_argument[20] => Mux49.IN39
i_argument[20] => Mux49.IN40
i_argument[20] => Mux49.IN41
i_argument[20] => Mux49.IN42
i_argument[20] => Mux49.IN43
i_argument[20] => Mux49.IN44
i_argument[20] => Mux49.IN45
i_argument[20] => Mux49.IN46
i_argument[20] => Mux49.IN47
i_argument[20] => Mux49.IN48
i_argument[20] => Mux49.IN49
i_argument[20] => Mux49.IN50
i_argument[20] => Mux49.IN51
i_argument[20] => Mux49.IN52
i_argument[20] => Mux49.IN53
i_argument[20] => Mux49.IN54
i_argument[20] => Mux49.IN55
i_argument[20] => Mux49.IN56
i_argument[20] => Mux49.IN57
i_argument[20] => Mux49.IN58
i_argument[20] => Mux49.IN59
i_argument[20] => Mux49.IN60
i_argument[20] => Mux49.IN61
i_argument[20] => Mux49.IN62
i_argument[20] => cmd_argument[20].DATAA
i_argument[21] => cmd_argument.DATAA
i_argument[21] => Mux48.IN7
i_argument[21] => Mux48.IN8
i_argument[21] => Mux48.IN9
i_argument[21] => Mux48.IN10
i_argument[21] => Mux48.IN11
i_argument[21] => Mux48.IN12
i_argument[21] => Mux48.IN13
i_argument[21] => Mux48.IN14
i_argument[21] => Mux48.IN15
i_argument[21] => Mux48.IN16
i_argument[21] => Mux48.IN17
i_argument[21] => Mux48.IN18
i_argument[21] => Mux48.IN19
i_argument[21] => Mux48.IN20
i_argument[21] => Mux48.IN21
i_argument[21] => Mux48.IN22
i_argument[21] => Mux48.IN23
i_argument[21] => Mux48.IN24
i_argument[21] => Mux48.IN25
i_argument[21] => Mux48.IN26
i_argument[21] => Mux48.IN27
i_argument[21] => Mux48.IN28
i_argument[21] => Mux48.IN29
i_argument[21] => Mux48.IN30
i_argument[21] => Mux48.IN31
i_argument[21] => Mux48.IN32
i_argument[21] => Mux48.IN33
i_argument[21] => Mux48.IN34
i_argument[21] => Mux48.IN35
i_argument[21] => Mux48.IN36
i_argument[21] => Mux48.IN37
i_argument[21] => Mux48.IN38
i_argument[21] => Mux48.IN39
i_argument[21] => Mux48.IN40
i_argument[21] => Mux48.IN41
i_argument[21] => Mux48.IN42
i_argument[21] => Mux48.IN43
i_argument[21] => Mux48.IN44
i_argument[21] => Mux48.IN45
i_argument[21] => Mux48.IN46
i_argument[21] => Mux48.IN47
i_argument[21] => Mux48.IN48
i_argument[21] => Mux48.IN49
i_argument[21] => Mux48.IN50
i_argument[21] => Mux48.IN51
i_argument[21] => Mux48.IN52
i_argument[21] => Mux48.IN53
i_argument[21] => Mux48.IN54
i_argument[21] => Mux48.IN55
i_argument[21] => Mux48.IN56
i_argument[21] => Mux48.IN57
i_argument[21] => Mux48.IN58
i_argument[21] => Mux48.IN59
i_argument[21] => Mux48.IN60
i_argument[21] => Mux48.IN61
i_argument[21] => Mux48.IN62
i_argument[21] => cmd_argument[21].DATAA
i_argument[22] => cmd_argument.DATAA
i_argument[22] => Mux47.IN7
i_argument[22] => Mux47.IN8
i_argument[22] => Mux47.IN9
i_argument[22] => Mux47.IN10
i_argument[22] => Mux47.IN11
i_argument[22] => Mux47.IN12
i_argument[22] => Mux47.IN13
i_argument[22] => Mux47.IN14
i_argument[22] => Mux47.IN15
i_argument[22] => Mux47.IN16
i_argument[22] => Mux47.IN17
i_argument[22] => Mux47.IN18
i_argument[22] => Mux47.IN19
i_argument[22] => Mux47.IN20
i_argument[22] => Mux47.IN21
i_argument[22] => Mux47.IN22
i_argument[22] => Mux47.IN23
i_argument[22] => Mux47.IN24
i_argument[22] => Mux47.IN25
i_argument[22] => Mux47.IN26
i_argument[22] => Mux47.IN27
i_argument[22] => Mux47.IN28
i_argument[22] => Mux47.IN29
i_argument[22] => Mux47.IN30
i_argument[22] => Mux47.IN31
i_argument[22] => Mux47.IN32
i_argument[22] => Mux47.IN33
i_argument[22] => Mux47.IN34
i_argument[22] => Mux47.IN35
i_argument[22] => Mux47.IN36
i_argument[22] => Mux47.IN37
i_argument[22] => Mux47.IN38
i_argument[22] => Mux47.IN39
i_argument[22] => Mux47.IN40
i_argument[22] => Mux47.IN41
i_argument[22] => Mux47.IN42
i_argument[22] => Mux47.IN43
i_argument[22] => Mux47.IN44
i_argument[22] => Mux47.IN45
i_argument[22] => Mux47.IN46
i_argument[22] => Mux47.IN47
i_argument[22] => Mux47.IN48
i_argument[22] => Mux47.IN49
i_argument[22] => Mux47.IN50
i_argument[22] => Mux47.IN51
i_argument[22] => Mux47.IN52
i_argument[22] => Mux47.IN53
i_argument[22] => Mux47.IN54
i_argument[22] => Mux47.IN55
i_argument[22] => Mux47.IN56
i_argument[22] => Mux47.IN57
i_argument[22] => Mux47.IN58
i_argument[22] => Mux47.IN59
i_argument[22] => Mux47.IN60
i_argument[22] => Mux47.IN61
i_argument[22] => Mux47.IN62
i_argument[22] => cmd_argument[22].DATAA
i_argument[23] => cmd_argument.DATAA
i_argument[23] => Mux46.IN7
i_argument[23] => Mux46.IN8
i_argument[23] => Mux46.IN9
i_argument[23] => Mux46.IN10
i_argument[23] => Mux46.IN11
i_argument[23] => Mux46.IN12
i_argument[23] => Mux46.IN13
i_argument[23] => Mux46.IN14
i_argument[23] => Mux46.IN15
i_argument[23] => Mux46.IN16
i_argument[23] => Mux46.IN17
i_argument[23] => Mux46.IN18
i_argument[23] => Mux46.IN19
i_argument[23] => Mux46.IN20
i_argument[23] => Mux46.IN21
i_argument[23] => Mux46.IN22
i_argument[23] => Mux46.IN23
i_argument[23] => Mux46.IN24
i_argument[23] => Mux46.IN25
i_argument[23] => Mux46.IN26
i_argument[23] => Mux46.IN27
i_argument[23] => Mux46.IN28
i_argument[23] => Mux46.IN29
i_argument[23] => Mux46.IN30
i_argument[23] => Mux46.IN31
i_argument[23] => Mux46.IN32
i_argument[23] => Mux46.IN33
i_argument[23] => Mux46.IN34
i_argument[23] => Mux46.IN35
i_argument[23] => Mux46.IN36
i_argument[23] => Mux46.IN37
i_argument[23] => Mux46.IN38
i_argument[23] => Mux46.IN39
i_argument[23] => Mux46.IN40
i_argument[23] => Mux46.IN41
i_argument[23] => Mux46.IN42
i_argument[23] => Mux46.IN43
i_argument[23] => Mux46.IN44
i_argument[23] => Mux46.IN45
i_argument[23] => Mux46.IN46
i_argument[23] => Mux46.IN47
i_argument[23] => Mux46.IN48
i_argument[23] => Mux46.IN49
i_argument[23] => Mux46.IN50
i_argument[23] => Mux46.IN51
i_argument[23] => Mux46.IN52
i_argument[23] => Mux46.IN53
i_argument[23] => Mux46.IN54
i_argument[23] => Mux46.IN55
i_argument[23] => Mux46.IN56
i_argument[23] => Mux46.IN57
i_argument[23] => Mux46.IN58
i_argument[23] => Mux46.IN59
i_argument[23] => Mux46.IN60
i_argument[23] => Mux46.IN61
i_argument[23] => Mux46.IN62
i_argument[23] => cmd_argument[23].DATAA
i_argument[24] => cmd_argument.DATAA
i_argument[24] => Mux45.IN7
i_argument[24] => Mux45.IN8
i_argument[24] => Mux45.IN9
i_argument[24] => Mux45.IN10
i_argument[24] => Mux45.IN11
i_argument[24] => Mux45.IN12
i_argument[24] => Mux45.IN13
i_argument[24] => Mux45.IN14
i_argument[24] => Mux45.IN15
i_argument[24] => Mux45.IN16
i_argument[24] => Mux45.IN17
i_argument[24] => Mux45.IN18
i_argument[24] => Mux45.IN19
i_argument[24] => Mux45.IN20
i_argument[24] => Mux45.IN21
i_argument[24] => Mux45.IN22
i_argument[24] => Mux45.IN23
i_argument[24] => Mux45.IN24
i_argument[24] => Mux45.IN25
i_argument[24] => Mux45.IN26
i_argument[24] => Mux45.IN27
i_argument[24] => Mux45.IN28
i_argument[24] => Mux45.IN29
i_argument[24] => Mux45.IN30
i_argument[24] => Mux45.IN31
i_argument[24] => Mux45.IN32
i_argument[24] => Mux45.IN33
i_argument[24] => Mux45.IN34
i_argument[24] => Mux45.IN35
i_argument[24] => Mux45.IN36
i_argument[24] => Mux45.IN37
i_argument[24] => Mux45.IN38
i_argument[24] => Mux45.IN39
i_argument[24] => Mux45.IN40
i_argument[24] => Mux45.IN41
i_argument[24] => Mux45.IN42
i_argument[24] => Mux45.IN43
i_argument[24] => Mux45.IN44
i_argument[24] => Mux45.IN45
i_argument[24] => Mux45.IN46
i_argument[24] => Mux45.IN47
i_argument[24] => Mux45.IN48
i_argument[24] => Mux45.IN49
i_argument[24] => Mux45.IN50
i_argument[24] => Mux45.IN51
i_argument[24] => Mux45.IN52
i_argument[24] => Mux45.IN53
i_argument[24] => Mux45.IN54
i_argument[24] => Mux45.IN55
i_argument[24] => Mux45.IN56
i_argument[24] => Mux45.IN57
i_argument[24] => Mux45.IN58
i_argument[24] => Mux45.IN59
i_argument[24] => Mux45.IN60
i_argument[24] => Mux45.IN61
i_argument[24] => Mux45.IN62
i_argument[24] => cmd_argument[24].DATAA
i_argument[25] => cmd_argument.DATAA
i_argument[25] => Mux44.IN7
i_argument[25] => Mux44.IN8
i_argument[25] => Mux44.IN9
i_argument[25] => Mux44.IN10
i_argument[25] => Mux44.IN11
i_argument[25] => Mux44.IN12
i_argument[25] => Mux44.IN13
i_argument[25] => Mux44.IN14
i_argument[25] => Mux44.IN15
i_argument[25] => Mux44.IN16
i_argument[25] => Mux44.IN17
i_argument[25] => Mux44.IN18
i_argument[25] => Mux44.IN19
i_argument[25] => Mux44.IN20
i_argument[25] => Mux44.IN21
i_argument[25] => Mux44.IN22
i_argument[25] => Mux44.IN23
i_argument[25] => Mux44.IN24
i_argument[25] => Mux44.IN25
i_argument[25] => Mux44.IN26
i_argument[25] => Mux44.IN27
i_argument[25] => Mux44.IN28
i_argument[25] => Mux44.IN29
i_argument[25] => Mux44.IN30
i_argument[25] => Mux44.IN31
i_argument[25] => Mux44.IN32
i_argument[25] => Mux44.IN33
i_argument[25] => Mux44.IN34
i_argument[25] => Mux44.IN35
i_argument[25] => Mux44.IN36
i_argument[25] => Mux44.IN37
i_argument[25] => Mux44.IN38
i_argument[25] => Mux44.IN39
i_argument[25] => Mux44.IN40
i_argument[25] => Mux44.IN41
i_argument[25] => Mux44.IN42
i_argument[25] => Mux44.IN43
i_argument[25] => Mux44.IN44
i_argument[25] => Mux44.IN45
i_argument[25] => Mux44.IN46
i_argument[25] => Mux44.IN47
i_argument[25] => Mux44.IN48
i_argument[25] => Mux44.IN49
i_argument[25] => Mux44.IN50
i_argument[25] => Mux44.IN51
i_argument[25] => Mux44.IN52
i_argument[25] => Mux44.IN53
i_argument[25] => Mux44.IN54
i_argument[25] => Mux44.IN55
i_argument[25] => Mux44.IN56
i_argument[25] => Mux44.IN57
i_argument[25] => Mux44.IN58
i_argument[25] => Mux44.IN59
i_argument[25] => Mux44.IN60
i_argument[25] => Mux44.IN61
i_argument[25] => Mux44.IN62
i_argument[25] => cmd_argument[25].DATAA
i_argument[26] => cmd_argument.DATAA
i_argument[26] => Mux43.IN7
i_argument[26] => Mux43.IN8
i_argument[26] => Mux43.IN9
i_argument[26] => Mux43.IN10
i_argument[26] => Mux43.IN11
i_argument[26] => Mux43.IN12
i_argument[26] => Mux43.IN13
i_argument[26] => Mux43.IN14
i_argument[26] => Mux43.IN15
i_argument[26] => Mux43.IN16
i_argument[26] => Mux43.IN17
i_argument[26] => Mux43.IN18
i_argument[26] => Mux43.IN19
i_argument[26] => Mux43.IN20
i_argument[26] => Mux43.IN21
i_argument[26] => Mux43.IN22
i_argument[26] => Mux43.IN23
i_argument[26] => Mux43.IN24
i_argument[26] => Mux43.IN25
i_argument[26] => Mux43.IN26
i_argument[26] => Mux43.IN27
i_argument[26] => Mux43.IN28
i_argument[26] => Mux43.IN29
i_argument[26] => Mux43.IN30
i_argument[26] => Mux43.IN31
i_argument[26] => Mux43.IN32
i_argument[26] => Mux43.IN33
i_argument[26] => Mux43.IN34
i_argument[26] => Mux43.IN35
i_argument[26] => Mux43.IN36
i_argument[26] => Mux43.IN37
i_argument[26] => Mux43.IN38
i_argument[26] => Mux43.IN39
i_argument[26] => Mux43.IN40
i_argument[26] => Mux43.IN41
i_argument[26] => Mux43.IN42
i_argument[26] => Mux43.IN43
i_argument[26] => Mux43.IN44
i_argument[26] => Mux43.IN45
i_argument[26] => Mux43.IN46
i_argument[26] => Mux43.IN47
i_argument[26] => Mux43.IN48
i_argument[26] => Mux43.IN49
i_argument[26] => Mux43.IN50
i_argument[26] => Mux43.IN51
i_argument[26] => Mux43.IN52
i_argument[26] => Mux43.IN53
i_argument[26] => Mux43.IN54
i_argument[26] => Mux43.IN55
i_argument[26] => Mux43.IN56
i_argument[26] => Mux43.IN57
i_argument[26] => Mux43.IN58
i_argument[26] => Mux43.IN59
i_argument[26] => Mux43.IN60
i_argument[26] => Mux43.IN61
i_argument[26] => Mux43.IN62
i_argument[26] => cmd_argument[26].DATAA
i_argument[27] => cmd_argument.DATAA
i_argument[27] => Mux42.IN7
i_argument[27] => Mux42.IN8
i_argument[27] => Mux42.IN9
i_argument[27] => Mux42.IN10
i_argument[27] => Mux42.IN11
i_argument[27] => Mux42.IN12
i_argument[27] => Mux42.IN13
i_argument[27] => Mux42.IN14
i_argument[27] => Mux42.IN15
i_argument[27] => Mux42.IN16
i_argument[27] => Mux42.IN17
i_argument[27] => Mux42.IN18
i_argument[27] => Mux42.IN19
i_argument[27] => Mux42.IN20
i_argument[27] => Mux42.IN21
i_argument[27] => Mux42.IN22
i_argument[27] => Mux42.IN23
i_argument[27] => Mux42.IN24
i_argument[27] => Mux42.IN25
i_argument[27] => Mux42.IN26
i_argument[27] => Mux42.IN27
i_argument[27] => Mux42.IN28
i_argument[27] => Mux42.IN29
i_argument[27] => Mux42.IN30
i_argument[27] => Mux42.IN31
i_argument[27] => Mux42.IN32
i_argument[27] => Mux42.IN33
i_argument[27] => Mux42.IN34
i_argument[27] => Mux42.IN35
i_argument[27] => Mux42.IN36
i_argument[27] => Mux42.IN37
i_argument[27] => Mux42.IN38
i_argument[27] => Mux42.IN39
i_argument[27] => Mux42.IN40
i_argument[27] => Mux42.IN41
i_argument[27] => Mux42.IN42
i_argument[27] => Mux42.IN43
i_argument[27] => Mux42.IN44
i_argument[27] => Mux42.IN45
i_argument[27] => Mux42.IN46
i_argument[27] => Mux42.IN47
i_argument[27] => Mux42.IN48
i_argument[27] => Mux42.IN49
i_argument[27] => Mux42.IN50
i_argument[27] => Mux42.IN51
i_argument[27] => Mux42.IN52
i_argument[27] => Mux42.IN53
i_argument[27] => Mux42.IN54
i_argument[27] => Mux42.IN55
i_argument[27] => Mux42.IN56
i_argument[27] => Mux42.IN57
i_argument[27] => Mux42.IN58
i_argument[27] => Mux42.IN59
i_argument[27] => Mux42.IN60
i_argument[27] => Mux42.IN61
i_argument[27] => Mux42.IN62
i_argument[27] => cmd_argument[27].DATAA
i_argument[28] => cmd_argument.DATAA
i_argument[28] => Mux41.IN7
i_argument[28] => Mux41.IN8
i_argument[28] => Mux41.IN9
i_argument[28] => Mux41.IN10
i_argument[28] => Mux41.IN11
i_argument[28] => Mux41.IN12
i_argument[28] => Mux41.IN13
i_argument[28] => Mux41.IN14
i_argument[28] => Mux41.IN15
i_argument[28] => Mux41.IN16
i_argument[28] => Mux41.IN17
i_argument[28] => Mux41.IN18
i_argument[28] => Mux41.IN19
i_argument[28] => Mux41.IN20
i_argument[28] => Mux41.IN21
i_argument[28] => Mux41.IN22
i_argument[28] => Mux41.IN23
i_argument[28] => Mux41.IN24
i_argument[28] => Mux41.IN25
i_argument[28] => Mux41.IN26
i_argument[28] => Mux41.IN27
i_argument[28] => Mux41.IN28
i_argument[28] => Mux41.IN29
i_argument[28] => Mux41.IN30
i_argument[28] => Mux41.IN31
i_argument[28] => Mux41.IN32
i_argument[28] => Mux41.IN33
i_argument[28] => Mux41.IN34
i_argument[28] => Mux41.IN35
i_argument[28] => Mux41.IN36
i_argument[28] => Mux41.IN37
i_argument[28] => Mux41.IN38
i_argument[28] => Mux41.IN39
i_argument[28] => Mux41.IN40
i_argument[28] => Mux41.IN41
i_argument[28] => Mux41.IN42
i_argument[28] => Mux41.IN43
i_argument[28] => Mux41.IN44
i_argument[28] => Mux41.IN45
i_argument[28] => Mux41.IN46
i_argument[28] => Mux41.IN47
i_argument[28] => Mux41.IN48
i_argument[28] => Mux41.IN49
i_argument[28] => Mux41.IN50
i_argument[28] => Mux41.IN51
i_argument[28] => Mux41.IN52
i_argument[28] => Mux41.IN53
i_argument[28] => Mux41.IN54
i_argument[28] => Mux41.IN55
i_argument[28] => Mux41.IN56
i_argument[28] => Mux41.IN57
i_argument[28] => Mux41.IN58
i_argument[28] => Mux41.IN59
i_argument[28] => Mux41.IN60
i_argument[28] => Mux41.IN61
i_argument[28] => Mux41.IN62
i_argument[28] => cmd_argument[28].DATAA
i_argument[29] => cmd_argument.DATAA
i_argument[29] => Mux40.IN7
i_argument[29] => Mux40.IN8
i_argument[29] => Mux40.IN9
i_argument[29] => Mux40.IN10
i_argument[29] => Mux40.IN11
i_argument[29] => Mux40.IN12
i_argument[29] => Mux40.IN13
i_argument[29] => Mux40.IN14
i_argument[29] => Mux40.IN15
i_argument[29] => Mux40.IN16
i_argument[29] => Mux40.IN17
i_argument[29] => Mux40.IN18
i_argument[29] => Mux40.IN19
i_argument[29] => Mux40.IN20
i_argument[29] => Mux40.IN21
i_argument[29] => Mux40.IN22
i_argument[29] => Mux40.IN23
i_argument[29] => Mux40.IN24
i_argument[29] => Mux40.IN25
i_argument[29] => Mux40.IN26
i_argument[29] => Mux40.IN27
i_argument[29] => Mux40.IN28
i_argument[29] => Mux40.IN29
i_argument[29] => Mux40.IN30
i_argument[29] => Mux40.IN31
i_argument[29] => Mux40.IN32
i_argument[29] => Mux40.IN33
i_argument[29] => Mux40.IN34
i_argument[29] => Mux40.IN35
i_argument[29] => Mux40.IN36
i_argument[29] => Mux40.IN37
i_argument[29] => Mux40.IN38
i_argument[29] => Mux40.IN39
i_argument[29] => Mux40.IN40
i_argument[29] => Mux40.IN41
i_argument[29] => Mux40.IN42
i_argument[29] => Mux40.IN43
i_argument[29] => Mux40.IN44
i_argument[29] => Mux40.IN45
i_argument[29] => Mux40.IN46
i_argument[29] => Mux40.IN47
i_argument[29] => Mux40.IN48
i_argument[29] => Mux40.IN49
i_argument[29] => Mux40.IN50
i_argument[29] => Mux40.IN51
i_argument[29] => Mux40.IN52
i_argument[29] => Mux40.IN53
i_argument[29] => Mux40.IN54
i_argument[29] => Mux40.IN55
i_argument[29] => Mux40.IN56
i_argument[29] => Mux40.IN57
i_argument[29] => Mux40.IN58
i_argument[29] => Mux40.IN59
i_argument[29] => Mux40.IN60
i_argument[29] => Mux40.IN61
i_argument[29] => Mux40.IN62
i_argument[29] => cmd_argument[29].DATAA
i_argument[30] => cmd_argument.DATAA
i_argument[30] => Mux39.IN7
i_argument[30] => Mux39.IN8
i_argument[30] => Mux39.IN9
i_argument[30] => Mux39.IN10
i_argument[30] => Mux39.IN11
i_argument[30] => Mux39.IN12
i_argument[30] => Mux39.IN13
i_argument[30] => Mux39.IN14
i_argument[30] => Mux39.IN15
i_argument[30] => Mux39.IN16
i_argument[30] => Mux39.IN17
i_argument[30] => Mux39.IN18
i_argument[30] => Mux39.IN19
i_argument[30] => Mux39.IN20
i_argument[30] => Mux39.IN21
i_argument[30] => Mux39.IN22
i_argument[30] => Mux39.IN23
i_argument[30] => Mux39.IN24
i_argument[30] => Mux39.IN25
i_argument[30] => Mux39.IN26
i_argument[30] => Mux39.IN27
i_argument[30] => Mux39.IN28
i_argument[30] => Mux39.IN29
i_argument[30] => Mux39.IN30
i_argument[30] => Mux39.IN31
i_argument[30] => Mux39.IN32
i_argument[30] => Mux39.IN33
i_argument[30] => Mux39.IN34
i_argument[30] => Mux39.IN35
i_argument[30] => Mux39.IN36
i_argument[30] => Mux39.IN37
i_argument[30] => Mux39.IN38
i_argument[30] => Mux39.IN39
i_argument[30] => Mux39.IN40
i_argument[30] => Mux39.IN41
i_argument[30] => Mux39.IN42
i_argument[30] => Mux39.IN43
i_argument[30] => Mux39.IN44
i_argument[30] => Mux39.IN45
i_argument[30] => Mux39.IN46
i_argument[30] => Mux39.IN47
i_argument[30] => Mux39.IN48
i_argument[30] => Mux39.IN49
i_argument[30] => Mux39.IN50
i_argument[30] => Mux39.IN51
i_argument[30] => Mux39.IN52
i_argument[30] => Mux39.IN53
i_argument[30] => Mux39.IN54
i_argument[30] => Mux39.IN55
i_argument[30] => Mux39.IN56
i_argument[30] => Mux39.IN57
i_argument[30] => Mux39.IN58
i_argument[30] => Mux39.IN59
i_argument[30] => Mux39.IN60
i_argument[30] => Mux39.IN61
i_argument[30] => Mux39.IN62
i_argument[30] => cmd_argument[30].DATAA
i_argument[31] => cmd_argument.DATAA
i_argument[31] => Mux38.IN7
i_argument[31] => Mux38.IN8
i_argument[31] => Mux38.IN9
i_argument[31] => Mux38.IN10
i_argument[31] => Mux38.IN11
i_argument[31] => Mux38.IN12
i_argument[31] => Mux38.IN13
i_argument[31] => Mux38.IN14
i_argument[31] => Mux38.IN15
i_argument[31] => Mux38.IN16
i_argument[31] => Mux38.IN17
i_argument[31] => Mux38.IN18
i_argument[31] => Mux38.IN19
i_argument[31] => Mux38.IN20
i_argument[31] => Mux38.IN21
i_argument[31] => Mux38.IN22
i_argument[31] => Mux38.IN23
i_argument[31] => Mux38.IN24
i_argument[31] => Mux38.IN25
i_argument[31] => Mux38.IN26
i_argument[31] => Mux38.IN27
i_argument[31] => Mux38.IN28
i_argument[31] => Mux38.IN29
i_argument[31] => Mux38.IN30
i_argument[31] => Mux38.IN31
i_argument[31] => Mux38.IN32
i_argument[31] => Mux38.IN33
i_argument[31] => Mux38.IN34
i_argument[31] => Mux38.IN35
i_argument[31] => Mux38.IN36
i_argument[31] => Mux38.IN37
i_argument[31] => Mux38.IN38
i_argument[31] => Mux38.IN39
i_argument[31] => Mux38.IN40
i_argument[31] => Mux38.IN41
i_argument[31] => Mux38.IN42
i_argument[31] => Mux38.IN43
i_argument[31] => Mux38.IN44
i_argument[31] => Mux38.IN45
i_argument[31] => Mux38.IN46
i_argument[31] => Mux38.IN47
i_argument[31] => Mux38.IN48
i_argument[31] => Mux38.IN49
i_argument[31] => Mux38.IN50
i_argument[31] => Mux38.IN51
i_argument[31] => Mux38.IN52
i_argument[31] => Mux38.IN53
i_argument[31] => Mux38.IN54
i_argument[31] => Mux38.IN55
i_argument[31] => Mux38.IN56
i_argument[31] => Mux38.IN57
i_argument[31] => Mux38.IN58
i_argument[31] => Mux38.IN59
i_argument[31] => Mux38.IN60
i_argument[31] => Mux38.IN61
i_argument[31] => Mux38.IN62
i_argument[31] => cmd_argument[31].DATAA
i_predefined_message[0] => Mux0.IN19
i_predefined_message[0] => Mux1.IN19
i_predefined_message[0] => Mux2.IN19
i_predefined_message[0] => Mux3.IN19
i_predefined_message[0] => Mux4.IN19
i_predefined_message[0] => Mux5.IN19
i_predefined_message[0] => Mux6.IN9
i_predefined_message[0] => Mux7.IN9
i_predefined_message[0] => Mux8.IN9
i_predefined_message[0] => Mux9.IN9
i_predefined_message[0] => Mux10.IN8
i_predefined_message[0] => Mux11.IN8
i_predefined_message[0] => Mux12.IN8
i_predefined_message[0] => Mux13.IN8
i_predefined_message[0] => Mux14.IN9
i_predefined_message[0] => Mux15.IN9
i_predefined_message[0] => Mux16.IN9
i_predefined_message[0] => Mux17.IN8
i_predefined_message[0] => Mux18.IN9
i_predefined_message[0] => Mux19.IN9
i_predefined_message[0] => Mux20.IN9
i_predefined_message[0] => Mux21.IN9
i_predefined_message[0] => Mux28.IN13
i_predefined_message[0] => LessThan0.IN8
i_predefined_message[0] => Equal34.IN7
i_predefined_message[0] => Equal35.IN7
i_predefined_message[0] => Equal36.IN7
i_predefined_message[0] => Equal37.IN7
i_predefined_message[0] => Equal38.IN7
i_predefined_message[0] => Equal39.IN7
i_predefined_message[0] => Equal40.IN7
i_predefined_message[0] => Equal41.IN7
i_predefined_message[0] => Equal42.IN7
i_predefined_message[1] => Mux0.IN18
i_predefined_message[1] => Mux1.IN18
i_predefined_message[1] => Mux2.IN18
i_predefined_message[1] => Mux3.IN18
i_predefined_message[1] => Mux4.IN18
i_predefined_message[1] => Mux5.IN18
i_predefined_message[1] => Mux6.IN8
i_predefined_message[1] => Mux7.IN8
i_predefined_message[1] => Mux8.IN8
i_predefined_message[1] => Mux9.IN8
i_predefined_message[1] => Mux10.IN7
i_predefined_message[1] => Mux11.IN7
i_predefined_message[1] => Mux12.IN7
i_predefined_message[1] => Mux13.IN7
i_predefined_message[1] => Mux14.IN8
i_predefined_message[1] => Mux15.IN8
i_predefined_message[1] => Mux16.IN8
i_predefined_message[1] => Mux17.IN7
i_predefined_message[1] => Mux18.IN8
i_predefined_message[1] => Mux19.IN8
i_predefined_message[1] => Mux20.IN8
i_predefined_message[1] => Mux21.IN8
i_predefined_message[1] => Mux22.IN7
i_predefined_message[1] => Mux23.IN7
i_predefined_message[1] => Mux24.IN7
i_predefined_message[1] => Mux25.IN7
i_predefined_message[1] => Mux26.IN7
i_predefined_message[1] => Mux27.IN7
i_predefined_message[1] => Mux28.IN12
i_predefined_message[1] => Mux29.IN7
i_predefined_message[1] => Mux30.IN7
i_predefined_message[1] => Mux31.IN7
i_predefined_message[1] => Mux32.IN7
i_predefined_message[1] => Mux33.IN7
i_predefined_message[1] => Mux34.IN7
i_predefined_message[1] => Mux35.IN7
i_predefined_message[1] => Mux36.IN7
i_predefined_message[1] => Mux37.IN7
i_predefined_message[1] => LessThan0.IN7
i_predefined_message[1] => Equal34.IN6
i_predefined_message[1] => Equal35.IN6
i_predefined_message[1] => Equal36.IN6
i_predefined_message[1] => Equal37.IN6
i_predefined_message[1] => Equal38.IN6
i_predefined_message[1] => Equal39.IN6
i_predefined_message[1] => Equal40.IN6
i_predefined_message[1] => Equal41.IN6
i_predefined_message[1] => Equal42.IN6
i_predefined_message[2] => Mux0.IN17
i_predefined_message[2] => Mux1.IN17
i_predefined_message[2] => Mux2.IN17
i_predefined_message[2] => Mux3.IN17
i_predefined_message[2] => Mux4.IN17
i_predefined_message[2] => Mux5.IN17
i_predefined_message[2] => Mux6.IN7
i_predefined_message[2] => Mux7.IN7
i_predefined_message[2] => Mux8.IN7
i_predefined_message[2] => Mux9.IN7
i_predefined_message[2] => Mux10.IN6
i_predefined_message[2] => Mux11.IN6
i_predefined_message[2] => Mux12.IN6
i_predefined_message[2] => Mux13.IN6
i_predefined_message[2] => Mux14.IN7
i_predefined_message[2] => Mux15.IN7
i_predefined_message[2] => Mux16.IN7
i_predefined_message[2] => Mux17.IN6
i_predefined_message[2] => Mux18.IN7
i_predefined_message[2] => Mux19.IN7
i_predefined_message[2] => Mux20.IN7
i_predefined_message[2] => Mux21.IN7
i_predefined_message[2] => Mux22.IN6
i_predefined_message[2] => Mux23.IN6
i_predefined_message[2] => Mux24.IN6
i_predefined_message[2] => Mux25.IN6
i_predefined_message[2] => Mux26.IN6
i_predefined_message[2] => Mux27.IN6
i_predefined_message[2] => Mux28.IN11
i_predefined_message[2] => Mux29.IN6
i_predefined_message[2] => Mux30.IN6
i_predefined_message[2] => Mux31.IN6
i_predefined_message[2] => Mux32.IN6
i_predefined_message[2] => Mux33.IN6
i_predefined_message[2] => Mux34.IN6
i_predefined_message[2] => Mux35.IN6
i_predefined_message[2] => Mux36.IN6
i_predefined_message[2] => Mux37.IN6
i_predefined_message[2] => LessThan0.IN6
i_predefined_message[2] => Equal34.IN5
i_predefined_message[2] => Equal35.IN5
i_predefined_message[2] => Equal36.IN5
i_predefined_message[2] => Equal37.IN5
i_predefined_message[2] => Equal38.IN5
i_predefined_message[2] => Equal39.IN5
i_predefined_message[2] => Equal40.IN5
i_predefined_message[2] => Equal41.IN5
i_predefined_message[2] => Equal42.IN5
i_predefined_message[3] => Mux0.IN16
i_predefined_message[3] => Mux1.IN16
i_predefined_message[3] => Mux2.IN16
i_predefined_message[3] => Mux3.IN16
i_predefined_message[3] => Mux4.IN16
i_predefined_message[3] => Mux5.IN16
i_predefined_message[3] => Mux6.IN6
i_predefined_message[3] => Mux7.IN6
i_predefined_message[3] => Mux8.IN6
i_predefined_message[3] => Mux9.IN6
i_predefined_message[3] => Mux10.IN5
i_predefined_message[3] => Mux11.IN5
i_predefined_message[3] => Mux12.IN5
i_predefined_message[3] => Mux13.IN5
i_predefined_message[3] => Mux14.IN6
i_predefined_message[3] => Mux15.IN6
i_predefined_message[3] => Mux16.IN6
i_predefined_message[3] => Mux17.IN5
i_predefined_message[3] => Mux18.IN6
i_predefined_message[3] => Mux19.IN6
i_predefined_message[3] => Mux20.IN6
i_predefined_message[3] => Mux21.IN6
i_predefined_message[3] => Mux22.IN5
i_predefined_message[3] => Mux23.IN5
i_predefined_message[3] => Mux24.IN5
i_predefined_message[3] => Mux25.IN5
i_predefined_message[3] => Mux26.IN5
i_predefined_message[3] => Mux27.IN5
i_predefined_message[3] => Mux28.IN10
i_predefined_message[3] => Mux29.IN5
i_predefined_message[3] => Mux30.IN5
i_predefined_message[3] => Mux31.IN5
i_predefined_message[3] => Mux32.IN5
i_predefined_message[3] => Mux33.IN5
i_predefined_message[3] => Mux34.IN5
i_predefined_message[3] => Mux35.IN5
i_predefined_message[3] => Mux36.IN5
i_predefined_message[3] => Mux37.IN5
i_predefined_message[3] => LessThan0.IN5
i_predefined_message[3] => Equal34.IN4
i_predefined_message[3] => Equal35.IN4
i_predefined_message[3] => Equal36.IN4
i_predefined_message[3] => Equal37.IN4
i_predefined_message[3] => Equal38.IN4
i_predefined_message[3] => Equal39.IN4
i_predefined_message[3] => Equal40.IN4
i_predefined_message[3] => Equal41.IN4
i_predefined_message[3] => Equal42.IN4
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => cmd_argument[31].OUTPUTSELECT
i_generate => cmd_argument[30].OUTPUTSELECT
i_generate => cmd_argument[29].OUTPUTSELECT
i_generate => cmd_argument[28].OUTPUTSELECT
i_generate => cmd_argument[27].OUTPUTSELECT
i_generate => cmd_argument[26].OUTPUTSELECT
i_generate => cmd_argument[25].OUTPUTSELECT
i_generate => cmd_argument[24].OUTPUTSELECT
i_generate => cmd_argument[23].OUTPUTSELECT
i_generate => cmd_argument[22].OUTPUTSELECT
i_generate => cmd_argument[21].OUTPUTSELECT
i_generate => cmd_argument[20].OUTPUTSELECT
i_generate => cmd_argument[19].OUTPUTSELECT
i_generate => cmd_argument[18].OUTPUTSELECT
i_generate => cmd_argument[17].OUTPUTSELECT
i_generate => cmd_argument[16].OUTPUTSELECT
i_generate => cmd_argument[15].OUTPUTSELECT
i_generate => cmd_argument[14].OUTPUTSELECT
i_generate => cmd_argument[13].OUTPUTSELECT
i_generate => cmd_argument[12].OUTPUTSELECT
i_generate => cmd_argument[11].OUTPUTSELECT
i_generate => cmd_argument[10].OUTPUTSELECT
i_generate => cmd_argument[9].OUTPUTSELECT
i_generate => cmd_argument[8].OUTPUTSELECT
i_generate => cmd_argument[7].OUTPUTSELECT
i_generate => cmd_argument[6].OUTPUTSELECT
i_generate => cmd_argument[5].OUTPUTSELECT
i_generate => cmd_argument[4].OUTPUTSELECT
i_generate => cmd_argument[3].OUTPUTSELECT
i_generate => cmd_argument[2].OUTPUTSELECT
i_generate => cmd_argument[1].OUTPUTSELECT
i_generate => cmd_argument[0].OUTPUTSELECT
i_generate => returning_ocr_reg.OUTPUTSELECT
i_generate => returning_cid_reg.OUTPUTSELECT
i_generate => returning_rca_reg.OUTPUTSELECT
i_generate => returning_csd_reg.OUTPUTSELECT
i_generate => returning_status_reg.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => sending_CRC.OUTPUTSELECT
i_generate => bit_to_send.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => command_valid.ENA
i_generate => last_command_sent_was_CMD55.ENA
i_DSR[0] => Mux21.IN10
i_DSR[0] => Mux53.IN63
i_DSR[1] => Mux20.IN10
i_DSR[1] => Mux52.IN63
i_DSR[2] => Mux19.IN10
i_DSR[2] => Mux51.IN63
i_DSR[3] => Mux18.IN10
i_DSR[3] => Mux50.IN63
i_DSR[4] => Mux17.IN9
i_DSR[4] => Mux49.IN63
i_DSR[5] => Mux16.IN10
i_DSR[5] => Mux48.IN63
i_DSR[6] => Mux15.IN10
i_DSR[6] => Mux47.IN63
i_DSR[7] => Mux14.IN10
i_DSR[7] => Mux46.IN63
i_DSR[8] => Mux13.IN9
i_DSR[8] => Mux45.IN63
i_DSR[9] => Mux12.IN9
i_DSR[9] => Mux44.IN63
i_DSR[10] => Mux11.IN9
i_DSR[10] => Mux43.IN63
i_DSR[11] => Mux10.IN9
i_DSR[11] => Mux42.IN63
i_DSR[12] => Mux9.IN10
i_DSR[12] => Mux41.IN63
i_DSR[13] => Mux8.IN10
i_DSR[13] => Mux40.IN63
i_DSR[14] => Mux7.IN10
i_DSR[14] => Mux39.IN63
i_DSR[15] => Mux6.IN10
i_DSR[15] => Mux38.IN63
i_OCR[0] => cmd_argument.DATAB
i_OCR[1] => cmd_argument.DATAB
i_OCR[2] => cmd_argument.DATAB
i_OCR[3] => cmd_argument.DATAB
i_OCR[4] => cmd_argument.DATAB
i_OCR[5] => cmd_argument.DATAB
i_OCR[6] => cmd_argument.DATAB
i_OCR[7] => cmd_argument.DATAB
i_OCR[8] => cmd_argument.DATAB
i_OCR[9] => cmd_argument.DATAB
i_OCR[10] => cmd_argument.DATAB
i_OCR[11] => cmd_argument.DATAB
i_OCR[12] => cmd_argument.DATAB
i_OCR[13] => cmd_argument.DATAB
i_OCR[14] => cmd_argument.DATAB
i_OCR[15] => cmd_argument.DATAB
i_OCR[16] => cmd_argument.DATAB
i_OCR[17] => cmd_argument.DATAB
i_OCR[18] => cmd_argument.DATAB
i_OCR[19] => cmd_argument.DATAB
i_OCR[20] => temp_4_bits[0].IN1
i_OCR[20] => Mux17.IN10
i_OCR[20] => cmd_argument.DATAB
i_OCR[21] => temp_4_bits.IN1
i_OCR[21] => cmd_argument.DATAB
i_OCR[22] => temp_4_bits.IN0
i_OCR[22] => cmd_argument.DATAB
i_OCR[23] => temp_4_bits.IN1
i_OCR[23] => cmd_argument.DATAB
i_OCR[24] => cmd_argument.DATAB
i_OCR[25] => cmd_argument.DATAB
i_OCR[26] => cmd_argument.DATAB
i_OCR[27] => cmd_argument.DATAB
i_OCR[28] => cmd_argument.DATAB
i_OCR[29] => cmd_argument.DATAB
i_OCR[30] => cmd_argument.DATAB
i_OCR[31] => cmd_argument.DATAB
i_RCA[0] => Mux21.IN11
i_RCA[0] => Mux21.IN12
i_RCA[0] => Mux21.IN13
i_RCA[0] => Mux53.IN64
i_RCA[0] => Mux53.IN65
i_RCA[0] => Mux53.IN66
i_RCA[0] => Mux53.IN67
i_RCA[0] => Mux53.IN68
i_RCA[0] => Mux53.IN69
i_RCA[1] => Mux20.IN11
i_RCA[1] => Mux20.IN12
i_RCA[1] => Mux20.IN13
i_RCA[1] => Mux52.IN64
i_RCA[1] => Mux52.IN65
i_RCA[1] => Mux52.IN66
i_RCA[1] => Mux52.IN67
i_RCA[1] => Mux52.IN68
i_RCA[1] => Mux52.IN69
i_RCA[2] => Mux19.IN11
i_RCA[2] => Mux19.IN12
i_RCA[2] => Mux19.IN13
i_RCA[2] => Mux51.IN64
i_RCA[2] => Mux51.IN65
i_RCA[2] => Mux51.IN66
i_RCA[2] => Mux51.IN67
i_RCA[2] => Mux51.IN68
i_RCA[2] => Mux51.IN69
i_RCA[3] => Mux18.IN11
i_RCA[3] => Mux18.IN12
i_RCA[3] => Mux18.IN13
i_RCA[3] => Mux50.IN64
i_RCA[3] => Mux50.IN65
i_RCA[3] => Mux50.IN66
i_RCA[3] => Mux50.IN67
i_RCA[3] => Mux50.IN68
i_RCA[3] => Mux50.IN69
i_RCA[4] => Mux17.IN11
i_RCA[4] => Mux17.IN12
i_RCA[4] => Mux17.IN13
i_RCA[4] => Mux49.IN64
i_RCA[4] => Mux49.IN65
i_RCA[4] => Mux49.IN66
i_RCA[4] => Mux49.IN67
i_RCA[4] => Mux49.IN68
i_RCA[4] => Mux49.IN69
i_RCA[5] => Mux16.IN11
i_RCA[5] => Mux16.IN12
i_RCA[5] => Mux16.IN13
i_RCA[5] => Mux48.IN64
i_RCA[5] => Mux48.IN65
i_RCA[5] => Mux48.IN66
i_RCA[5] => Mux48.IN67
i_RCA[5] => Mux48.IN68
i_RCA[5] => Mux48.IN69
i_RCA[6] => Mux15.IN11
i_RCA[6] => Mux15.IN12
i_RCA[6] => Mux15.IN13
i_RCA[6] => Mux47.IN64
i_RCA[6] => Mux47.IN65
i_RCA[6] => Mux47.IN66
i_RCA[6] => Mux47.IN67
i_RCA[6] => Mux47.IN68
i_RCA[6] => Mux47.IN69
i_RCA[7] => Mux14.IN11
i_RCA[7] => Mux14.IN12
i_RCA[7] => Mux14.IN13
i_RCA[7] => Mux46.IN64
i_RCA[7] => Mux46.IN65
i_RCA[7] => Mux46.IN66
i_RCA[7] => Mux46.IN67
i_RCA[7] => Mux46.IN68
i_RCA[7] => Mux46.IN69
i_RCA[8] => Mux13.IN10
i_RCA[8] => Mux13.IN11
i_RCA[8] => Mux13.IN12
i_RCA[8] => Mux45.IN64
i_RCA[8] => Mux45.IN65
i_RCA[8] => Mux45.IN66
i_RCA[8] => Mux45.IN67
i_RCA[8] => Mux45.IN68
i_RCA[8] => Mux45.IN69
i_RCA[9] => Mux12.IN10
i_RCA[9] => Mux12.IN11
i_RCA[9] => Mux12.IN12
i_RCA[9] => Mux44.IN64
i_RCA[9] => Mux44.IN65
i_RCA[9] => Mux44.IN66
i_RCA[9] => Mux44.IN67
i_RCA[9] => Mux44.IN68
i_RCA[9] => Mux44.IN69
i_RCA[10] => Mux11.IN10
i_RCA[10] => Mux11.IN11
i_RCA[10] => Mux11.IN12
i_RCA[10] => Mux43.IN64
i_RCA[10] => Mux43.IN65
i_RCA[10] => Mux43.IN66
i_RCA[10] => Mux43.IN67
i_RCA[10] => Mux43.IN68
i_RCA[10] => Mux43.IN69
i_RCA[11] => Mux10.IN10
i_RCA[11] => Mux10.IN11
i_RCA[11] => Mux10.IN12
i_RCA[11] => Mux42.IN64
i_RCA[11] => Mux42.IN65
i_RCA[11] => Mux42.IN66
i_RCA[11] => Mux42.IN67
i_RCA[11] => Mux42.IN68
i_RCA[11] => Mux42.IN69
i_RCA[12] => Mux9.IN11
i_RCA[12] => Mux9.IN12
i_RCA[12] => Mux9.IN13
i_RCA[12] => Mux41.IN64
i_RCA[12] => Mux41.IN65
i_RCA[12] => Mux41.IN66
i_RCA[12] => Mux41.IN67
i_RCA[12] => Mux41.IN68
i_RCA[12] => Mux41.IN69
i_RCA[13] => Mux8.IN11
i_RCA[13] => Mux8.IN12
i_RCA[13] => Mux8.IN13
i_RCA[13] => Mux40.IN64
i_RCA[13] => Mux40.IN65
i_RCA[13] => Mux40.IN66
i_RCA[13] => Mux40.IN67
i_RCA[13] => Mux40.IN68
i_RCA[13] => Mux40.IN69
i_RCA[14] => Mux7.IN11
i_RCA[14] => Mux7.IN12
i_RCA[14] => Mux7.IN13
i_RCA[14] => Mux39.IN64
i_RCA[14] => Mux39.IN65
i_RCA[14] => Mux39.IN66
i_RCA[14] => Mux39.IN67
i_RCA[14] => Mux39.IN68
i_RCA[14] => Mux39.IN69
i_RCA[15] => Mux6.IN11
i_RCA[15] => Mux6.IN12
i_RCA[15] => Mux6.IN13
i_RCA[15] => Mux38.IN64
i_RCA[15] => Mux38.IN65
i_RCA[15] => Mux38.IN66
i_RCA[15] => Mux38.IN67
i_RCA[15] => Mux38.IN68
i_RCA[15] => Mux38.IN69
o_dataout <= bit_to_send.DB_MAX_OUTPUT_PORT_TYPE
o_message_done <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= command_valid.DB_MAX_OUTPUT_PORT_TYPE
o_returning_ocr <= returning_ocr_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_cid <= returning_cid_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_rca <= returning_rca_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_csd <= returning_csd_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_status <= returning_status_reg.DB_MAX_OUTPUT_PORT_TYPE
o_data_read <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
o_data_write <= Equal49.DB_MAX_OUTPUT_PORT_TYPE
o_wait_cmd_busy <= o_wait_cmd_busy.DB_MAX_OUTPUT_PORT_TYPE
o_last_cmd_was_55 <= last_command_sent_was_CMD55.DB_MAX_OUTPUT_PORT_TYPE
o_response_type[0] <= response_type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[1] <= response_type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[2] <= response_type_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
i_clock => Altera_UP_SD_CRC7_Generator:crc_checker.i_clock
i_clock => shift_crc_bits.CLK
i_clock => keep_reading_bits.CLK
i_clock => timeout_counter[0].CLK
i_clock => timeout_counter[1].CLK
i_clock => timeout_counter[2].CLK
i_clock => timeout_counter[3].CLK
i_clock => timeout_counter[4].CLK
i_clock => timeout_counter[5].CLK
i_clock => timeout_counter[6].CLK
i_clock => timeout_counter[7].CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => counter[7].CLK
i_clock => registered_data_input[0].CLK
i_clock => registered_data_input[1].CLK
i_clock => registered_data_input[2].CLK
i_clock => registered_data_input[3].CLK
i_clock => registered_data_input[4].CLK
i_clock => registered_data_input[5].CLK
i_clock => registered_data_input[6].CLK
i_clock => registered_data_input[7].CLK
i_clock => registered_data_input[8].CLK
i_clock => registered_data_input[9].CLK
i_clock => registered_data_input[10].CLK
i_clock => registered_data_input[11].CLK
i_clock => registered_data_input[12].CLK
i_clock => registered_data_input[13].CLK
i_clock => registered_data_input[14].CLK
i_clock => registered_data_input[15].CLK
i_clock => registered_data_input[16].CLK
i_clock => registered_data_input[17].CLK
i_clock => registered_data_input[18].CLK
i_clock => registered_data_input[19].CLK
i_clock => registered_data_input[20].CLK
i_clock => registered_data_input[21].CLK
i_clock => registered_data_input[22].CLK
i_clock => registered_data_input[23].CLK
i_clock => registered_data_input[24].CLK
i_clock => registered_data_input[25].CLK
i_clock => registered_data_input[26].CLK
i_clock => registered_data_input[27].CLK
i_clock => registered_data_input[28].CLK
i_clock => registered_data_input[29].CLK
i_clock => registered_data_input[30].CLK
i_clock => registered_data_input[31].CLK
i_clock => registered_data_input[32].CLK
i_clock => registered_data_input[33].CLK
i_clock => registered_data_input[34].CLK
i_clock => registered_data_input[35].CLK
i_clock => registered_data_input[36].CLK
i_clock => registered_data_input[37].CLK
i_clock => registered_data_input[38].CLK
i_clock => registered_data_input[39].CLK
i_clock => registered_data_input[40].CLK
i_clock => registered_data_input[41].CLK
i_clock => registered_data_input[42].CLK
i_clock => registered_data_input[43].CLK
i_clock => registered_data_input[44].CLK
i_clock => registered_data_input[45].CLK
i_clock => registered_data_input[46].CLK
i_clock => registered_data_input[47].CLK
i_clock => registered_data_input[48].CLK
i_clock => registered_data_input[49].CLK
i_clock => registered_data_input[50].CLK
i_clock => registered_data_input[51].CLK
i_clock => registered_data_input[52].CLK
i_clock => registered_data_input[53].CLK
i_clock => registered_data_input[54].CLK
i_clock => registered_data_input[55].CLK
i_clock => registered_data_input[56].CLK
i_clock => registered_data_input[57].CLK
i_clock => registered_data_input[58].CLK
i_clock => registered_data_input[59].CLK
i_clock => registered_data_input[60].CLK
i_clock => registered_data_input[61].CLK
i_clock => registered_data_input[62].CLK
i_clock => registered_data_input[63].CLK
i_clock => registered_data_input[64].CLK
i_clock => registered_data_input[65].CLK
i_clock => registered_data_input[66].CLK
i_clock => registered_data_input[67].CLK
i_clock => registered_data_input[68].CLK
i_clock => registered_data_input[69].CLK
i_clock => registered_data_input[70].CLK
i_clock => registered_data_input[71].CLK
i_clock => registered_data_input[72].CLK
i_clock => registered_data_input[73].CLK
i_clock => registered_data_input[74].CLK
i_clock => registered_data_input[75].CLK
i_clock => registered_data_input[76].CLK
i_clock => registered_data_input[77].CLK
i_clock => registered_data_input[78].CLK
i_clock => registered_data_input[79].CLK
i_clock => registered_data_input[80].CLK
i_clock => registered_data_input[81].CLK
i_clock => registered_data_input[82].CLK
i_clock => registered_data_input[83].CLK
i_clock => registered_data_input[84].CLK
i_clock => registered_data_input[85].CLK
i_clock => registered_data_input[86].CLK
i_clock => registered_data_input[87].CLK
i_clock => registered_data_input[88].CLK
i_clock => registered_data_input[89].CLK
i_clock => registered_data_input[90].CLK
i_clock => registered_data_input[91].CLK
i_clock => registered_data_input[92].CLK
i_clock => registered_data_input[93].CLK
i_clock => registered_data_input[94].CLK
i_clock => registered_data_input[95].CLK
i_clock => registered_data_input[96].CLK
i_clock => registered_data_input[97].CLK
i_clock => registered_data_input[98].CLK
i_clock => registered_data_input[99].CLK
i_clock => registered_data_input[100].CLK
i_clock => registered_data_input[101].CLK
i_clock => registered_data_input[102].CLK
i_clock => registered_data_input[103].CLK
i_clock => registered_data_input[104].CLK
i_clock => registered_data_input[105].CLK
i_clock => registered_data_input[106].CLK
i_clock => registered_data_input[107].CLK
i_clock => registered_data_input[108].CLK
i_clock => registered_data_input[109].CLK
i_clock => registered_data_input[110].CLK
i_clock => registered_data_input[111].CLK
i_clock => registered_data_input[112].CLK
i_clock => registered_data_input[113].CLK
i_clock => registered_data_input[114].CLK
i_clock => registered_data_input[115].CLK
i_clock => registered_data_input[116].CLK
i_clock => registered_data_input[117].CLK
i_clock => registered_data_input[118].CLK
i_clock => registered_data_input[119].CLK
i_clock => registered_data_input[120].CLK
i_clock => registered_data_input[121].CLK
i_clock => registered_data_input[122].CLK
i_clock => registered_data_input[123].CLK
i_clock => registered_data_input[124].CLK
i_clock => registered_data_input[125].CLK
i_clock => registered_data_input[126].CLK
i_clock => registered_data_input[127].CLK
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC7_Generator:crc_checker.i_reset_n
i_reset_n => registered_data_input[0].ACLR
i_reset_n => registered_data_input[1].ACLR
i_reset_n => registered_data_input[2].ACLR
i_reset_n => registered_data_input[3].ACLR
i_reset_n => registered_data_input[4].ACLR
i_reset_n => registered_data_input[5].ACLR
i_reset_n => registered_data_input[6].ACLR
i_reset_n => registered_data_input[7].ACLR
i_reset_n => registered_data_input[8].ACLR
i_reset_n => registered_data_input[9].ACLR
i_reset_n => registered_data_input[10].ACLR
i_reset_n => registered_data_input[11].ACLR
i_reset_n => registered_data_input[12].ACLR
i_reset_n => registered_data_input[13].ACLR
i_reset_n => registered_data_input[14].ACLR
i_reset_n => registered_data_input[15].ACLR
i_reset_n => registered_data_input[16].ACLR
i_reset_n => registered_data_input[17].ACLR
i_reset_n => registered_data_input[18].ACLR
i_reset_n => registered_data_input[19].ACLR
i_reset_n => registered_data_input[20].ACLR
i_reset_n => registered_data_input[21].ACLR
i_reset_n => registered_data_input[22].ACLR
i_reset_n => registered_data_input[23].ACLR
i_reset_n => registered_data_input[24].ACLR
i_reset_n => registered_data_input[25].ACLR
i_reset_n => registered_data_input[26].ACLR
i_reset_n => registered_data_input[27].ACLR
i_reset_n => registered_data_input[28].ACLR
i_reset_n => registered_data_input[29].ACLR
i_reset_n => registered_data_input[30].ACLR
i_reset_n => registered_data_input[31].ACLR
i_reset_n => registered_data_input[32].ACLR
i_reset_n => registered_data_input[33].ACLR
i_reset_n => registered_data_input[34].ACLR
i_reset_n => registered_data_input[35].ACLR
i_reset_n => registered_data_input[36].ACLR
i_reset_n => registered_data_input[37].ACLR
i_reset_n => registered_data_input[38].ACLR
i_reset_n => registered_data_input[39].ACLR
i_reset_n => registered_data_input[40].ACLR
i_reset_n => registered_data_input[41].ACLR
i_reset_n => registered_data_input[42].ACLR
i_reset_n => registered_data_input[43].ACLR
i_reset_n => registered_data_input[44].ACLR
i_reset_n => registered_data_input[45].ACLR
i_reset_n => registered_data_input[46].ACLR
i_reset_n => registered_data_input[47].ACLR
i_reset_n => registered_data_input[48].ACLR
i_reset_n => registered_data_input[49].ACLR
i_reset_n => registered_data_input[50].ACLR
i_reset_n => registered_data_input[51].ACLR
i_reset_n => registered_data_input[52].ACLR
i_reset_n => registered_data_input[53].ACLR
i_reset_n => registered_data_input[54].ACLR
i_reset_n => registered_data_input[55].ACLR
i_reset_n => registered_data_input[56].ACLR
i_reset_n => registered_data_input[57].ACLR
i_reset_n => registered_data_input[58].ACLR
i_reset_n => registered_data_input[59].ACLR
i_reset_n => registered_data_input[60].ACLR
i_reset_n => registered_data_input[61].ACLR
i_reset_n => registered_data_input[62].ACLR
i_reset_n => registered_data_input[63].ACLR
i_reset_n => registered_data_input[64].ACLR
i_reset_n => registered_data_input[65].ACLR
i_reset_n => registered_data_input[66].ACLR
i_reset_n => registered_data_input[67].ACLR
i_reset_n => registered_data_input[68].ACLR
i_reset_n => registered_data_input[69].ACLR
i_reset_n => registered_data_input[70].ACLR
i_reset_n => registered_data_input[71].ACLR
i_reset_n => registered_data_input[72].ACLR
i_reset_n => registered_data_input[73].ACLR
i_reset_n => registered_data_input[74].ACLR
i_reset_n => registered_data_input[75].ACLR
i_reset_n => registered_data_input[76].ACLR
i_reset_n => registered_data_input[77].ACLR
i_reset_n => registered_data_input[78].ACLR
i_reset_n => registered_data_input[79].ACLR
i_reset_n => registered_data_input[80].ACLR
i_reset_n => registered_data_input[81].ACLR
i_reset_n => registered_data_input[82].ACLR
i_reset_n => registered_data_input[83].ACLR
i_reset_n => registered_data_input[84].ACLR
i_reset_n => registered_data_input[85].ACLR
i_reset_n => registered_data_input[86].ACLR
i_reset_n => registered_data_input[87].ACLR
i_reset_n => registered_data_input[88].ACLR
i_reset_n => registered_data_input[89].ACLR
i_reset_n => registered_data_input[90].ACLR
i_reset_n => registered_data_input[91].ACLR
i_reset_n => registered_data_input[92].ACLR
i_reset_n => registered_data_input[93].ACLR
i_reset_n => registered_data_input[94].ACLR
i_reset_n => registered_data_input[95].ACLR
i_reset_n => registered_data_input[96].ACLR
i_reset_n => registered_data_input[97].ACLR
i_reset_n => registered_data_input[98].ACLR
i_reset_n => registered_data_input[99].ACLR
i_reset_n => registered_data_input[100].ACLR
i_reset_n => registered_data_input[101].ACLR
i_reset_n => registered_data_input[102].ACLR
i_reset_n => registered_data_input[103].ACLR
i_reset_n => registered_data_input[104].ACLR
i_reset_n => registered_data_input[105].ACLR
i_reset_n => registered_data_input[106].ACLR
i_reset_n => registered_data_input[107].ACLR
i_reset_n => registered_data_input[108].ACLR
i_reset_n => registered_data_input[109].ACLR
i_reset_n => registered_data_input[110].ACLR
i_reset_n => registered_data_input[111].ACLR
i_reset_n => registered_data_input[112].ACLR
i_reset_n => registered_data_input[113].ACLR
i_reset_n => registered_data_input[114].ACLR
i_reset_n => registered_data_input[115].ACLR
i_reset_n => registered_data_input[116].ACLR
i_reset_n => registered_data_input[117].ACLR
i_reset_n => registered_data_input[118].ACLR
i_reset_n => registered_data_input[119].ACLR
i_reset_n => registered_data_input[120].ACLR
i_reset_n => registered_data_input[121].ACLR
i_reset_n => registered_data_input[122].ACLR
i_reset_n => registered_data_input[123].ACLR
i_reset_n => registered_data_input[124].ACLR
i_reset_n => registered_data_input[125].ACLR
i_reset_n => registered_data_input[126].ACLR
i_reset_n => registered_data_input[127].ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => counter[7].ACLR
i_reset_n => timeout_counter[0].ACLR
i_reset_n => timeout_counter[1].ACLR
i_reset_n => timeout_counter[2].ACLR
i_reset_n => timeout_counter[3].ACLR
i_reset_n => timeout_counter[4].ACLR
i_reset_n => timeout_counter[5].ACLR
i_reset_n => timeout_counter[6].ACLR
i_reset_n => timeout_counter[7].ACLR
i_reset_n => keep_reading_bits.ACLR
i_reset_n => shift_crc_bits.PRESET
i_reset_n => current_state~3.DATAIN
i_begin => Selector1.IN3
i_begin => Selector5.IN5
i_begin => Selector0.IN1
i_scan_pulse => state_transitions.IN0
i_scan_pulse => state_transitions.IN0
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => enable_crc_unit.IN0
i_scan_pulse => shift_crc_bits.OUTPUTSELECT
i_scan_pulse => registered_data_input[127].ENA
i_scan_pulse => registered_data_input[126].ENA
i_scan_pulse => registered_data_input[125].ENA
i_scan_pulse => registered_data_input[124].ENA
i_scan_pulse => registered_data_input[123].ENA
i_scan_pulse => registered_data_input[122].ENA
i_scan_pulse => registered_data_input[121].ENA
i_scan_pulse => registered_data_input[120].ENA
i_scan_pulse => registered_data_input[119].ENA
i_scan_pulse => registered_data_input[118].ENA
i_scan_pulse => registered_data_input[117].ENA
i_scan_pulse => registered_data_input[116].ENA
i_scan_pulse => registered_data_input[115].ENA
i_scan_pulse => registered_data_input[114].ENA
i_scan_pulse => registered_data_input[113].ENA
i_scan_pulse => registered_data_input[112].ENA
i_scan_pulse => registered_data_input[111].ENA
i_scan_pulse => registered_data_input[110].ENA
i_scan_pulse => registered_data_input[109].ENA
i_scan_pulse => registered_data_input[108].ENA
i_scan_pulse => registered_data_input[107].ENA
i_scan_pulse => registered_data_input[106].ENA
i_scan_pulse => registered_data_input[105].ENA
i_scan_pulse => registered_data_input[104].ENA
i_scan_pulse => registered_data_input[103].ENA
i_scan_pulse => registered_data_input[102].ENA
i_scan_pulse => registered_data_input[101].ENA
i_scan_pulse => registered_data_input[100].ENA
i_scan_pulse => registered_data_input[99].ENA
i_scan_pulse => registered_data_input[98].ENA
i_scan_pulse => registered_data_input[97].ENA
i_scan_pulse => registered_data_input[96].ENA
i_scan_pulse => registered_data_input[95].ENA
i_scan_pulse => registered_data_input[94].ENA
i_scan_pulse => registered_data_input[93].ENA
i_scan_pulse => registered_data_input[92].ENA
i_scan_pulse => registered_data_input[91].ENA
i_scan_pulse => registered_data_input[90].ENA
i_scan_pulse => registered_data_input[89].ENA
i_scan_pulse => registered_data_input[88].ENA
i_scan_pulse => registered_data_input[87].ENA
i_scan_pulse => registered_data_input[86].ENA
i_scan_pulse => registered_data_input[85].ENA
i_scan_pulse => registered_data_input[84].ENA
i_scan_pulse => registered_data_input[83].ENA
i_scan_pulse => registered_data_input[82].ENA
i_scan_pulse => registered_data_input[81].ENA
i_scan_pulse => registered_data_input[80].ENA
i_scan_pulse => registered_data_input[79].ENA
i_scan_pulse => registered_data_input[78].ENA
i_scan_pulse => registered_data_input[77].ENA
i_scan_pulse => registered_data_input[76].ENA
i_scan_pulse => registered_data_input[75].ENA
i_scan_pulse => registered_data_input[74].ENA
i_scan_pulse => registered_data_input[73].ENA
i_scan_pulse => registered_data_input[72].ENA
i_scan_pulse => registered_data_input[71].ENA
i_scan_pulse => registered_data_input[70].ENA
i_scan_pulse => registered_data_input[69].ENA
i_scan_pulse => registered_data_input[68].ENA
i_scan_pulse => registered_data_input[67].ENA
i_scan_pulse => registered_data_input[66].ENA
i_scan_pulse => registered_data_input[65].ENA
i_scan_pulse => registered_data_input[64].ENA
i_scan_pulse => registered_data_input[63].ENA
i_scan_pulse => registered_data_input[62].ENA
i_scan_pulse => registered_data_input[61].ENA
i_scan_pulse => registered_data_input[60].ENA
i_scan_pulse => registered_data_input[59].ENA
i_scan_pulse => registered_data_input[58].ENA
i_scan_pulse => registered_data_input[57].ENA
i_scan_pulse => registered_data_input[56].ENA
i_scan_pulse => registered_data_input[55].ENA
i_scan_pulse => registered_data_input[54].ENA
i_scan_pulse => registered_data_input[53].ENA
i_scan_pulse => registered_data_input[52].ENA
i_scan_pulse => registered_data_input[51].ENA
i_scan_pulse => registered_data_input[50].ENA
i_scan_pulse => registered_data_input[49].ENA
i_scan_pulse => registered_data_input[48].ENA
i_scan_pulse => registered_data_input[47].ENA
i_scan_pulse => registered_data_input[46].ENA
i_scan_pulse => registered_data_input[45].ENA
i_scan_pulse => registered_data_input[44].ENA
i_scan_pulse => registered_data_input[43].ENA
i_scan_pulse => registered_data_input[42].ENA
i_scan_pulse => registered_data_input[41].ENA
i_scan_pulse => registered_data_input[40].ENA
i_scan_pulse => registered_data_input[39].ENA
i_scan_pulse => registered_data_input[38].ENA
i_scan_pulse => registered_data_input[37].ENA
i_scan_pulse => registered_data_input[36].ENA
i_scan_pulse => registered_data_input[35].ENA
i_scan_pulse => registered_data_input[34].ENA
i_scan_pulse => registered_data_input[33].ENA
i_scan_pulse => registered_data_input[32].ENA
i_scan_pulse => registered_data_input[31].ENA
i_scan_pulse => registered_data_input[30].ENA
i_scan_pulse => registered_data_input[29].ENA
i_scan_pulse => registered_data_input[28].ENA
i_scan_pulse => registered_data_input[27].ENA
i_scan_pulse => registered_data_input[26].ENA
i_scan_pulse => registered_data_input[25].ENA
i_scan_pulse => registered_data_input[24].ENA
i_scan_pulse => registered_data_input[23].ENA
i_scan_pulse => registered_data_input[22].ENA
i_scan_pulse => registered_data_input[21].ENA
i_scan_pulse => registered_data_input[20].ENA
i_scan_pulse => registered_data_input[19].ENA
i_scan_pulse => registered_data_input[18].ENA
i_scan_pulse => registered_data_input[17].ENA
i_scan_pulse => registered_data_input[16].ENA
i_scan_pulse => registered_data_input[15].ENA
i_scan_pulse => registered_data_input[14].ENA
i_scan_pulse => registered_data_input[13].ENA
i_scan_pulse => registered_data_input[12].ENA
i_scan_pulse => registered_data_input[11].ENA
i_scan_pulse => registered_data_input[10].ENA
i_scan_pulse => registered_data_input[9].ENA
i_scan_pulse => registered_data_input[8].ENA
i_scan_pulse => registered_data_input[7].ENA
i_scan_pulse => registered_data_input[6].ENA
i_scan_pulse => registered_data_input[5].ENA
i_scan_pulse => registered_data_input[4].ENA
i_scan_pulse => registered_data_input[3].ENA
i_scan_pulse => registered_data_input[2].ENA
i_scan_pulse => registered_data_input[1].ENA
i_scan_pulse => registered_data_input[0].ENA
i_scan_pulse => keep_reading_bits.ENA
i_datain => state_transitions.IN1
i_datain => registered_data_input.DATAB
i_datain => state_transitions.IN1
i_datain => start_reading_bits.IN0
i_wait_cmd_busy => next_state.DATAB
i_wait_cmd_busy => next_state.DATAB
i_response_type[0] => Equal7.IN5
i_response_type[0] => Equal8.IN5
i_response_type[0] => Equal9.IN5
i_response_type[0] => Equal10.IN5
i_response_type[1] => Equal7.IN4
i_response_type[1] => Equal8.IN4
i_response_type[1] => Equal9.IN4
i_response_type[1] => Equal10.IN4
i_response_type[2] => Equal7.IN3
i_response_type[2] => Equal8.IN3
i_response_type[2] => Equal9.IN3
i_response_type[2] => Equal10.IN3
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_CRC_passed <= o_CRC_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timeout <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
i_clock => delay_counter[0].CLK
i_clock => delay_counter[1].CLK
i_clock => delay_counter[2].CLK
i_clock => delay_counter[3].CLK
i_clock => delay_counter[4].CLK
i_clock => delay_counter[5].CLK
i_clock => delay_counter[6].CLK
i_clock => waiting_for_vdd_setup.CLK
i_clock => periodic_status_check[0].CLK
i_clock => periodic_status_check[1].CLK
i_clock => periodic_status_check[2].CLK
i_clock => periodic_status_check[3].CLK
i_clock => periodic_status_check[4].CLK
i_clock => periodic_status_check[5].CLK
i_clock => periodic_status_check[6].CLK
i_clock => periodic_status_check[7].CLK
i_clock => periodic_status_check[8].CLK
i_clock => periodic_status_check[9].CLK
i_clock => periodic_status_check[10].CLK
i_clock => periodic_status_check[11].CLK
i_clock => periodic_status_check[12].CLK
i_clock => periodic_status_check[13].CLK
i_clock => periodic_status_check[14].CLK
i_clock => periodic_status_check[15].CLK
i_clock => periodic_status_check[16].CLK
i_clock => periodic_status_check[17].CLK
i_clock => periodic_status_check[18].CLK
i_clock => periodic_status_check[19].CLK
i_clock => periodic_status_check[20].CLK
i_clock => periodic_status_check[21].CLK
i_clock => periodic_status_check[22].CLK
i_clock => periodic_status_check[23].CLK
i_clock => id_sequence_step_index[0].CLK
i_clock => id_sequence_step_index[1].CLK
i_clock => id_sequence_step_index[2].CLK
i_clock => id_sequence_step_index[3].CLK
i_clock => SD_clock_mode.CLK
i_clock => current_state~1.DATAIN
i_reset_n => waiting_for_vdd_setup.ACLR
i_reset_n => periodic_status_check[0].ACLR
i_reset_n => periodic_status_check[1].ACLR
i_reset_n => periodic_status_check[2].ACLR
i_reset_n => periodic_status_check[3].ACLR
i_reset_n => periodic_status_check[4].ACLR
i_reset_n => periodic_status_check[5].ACLR
i_reset_n => periodic_status_check[6].ACLR
i_reset_n => periodic_status_check[7].ACLR
i_reset_n => periodic_status_check[8].ACLR
i_reset_n => periodic_status_check[9].ACLR
i_reset_n => periodic_status_check[10].ACLR
i_reset_n => periodic_status_check[11].ACLR
i_reset_n => periodic_status_check[12].ACLR
i_reset_n => periodic_status_check[13].ACLR
i_reset_n => periodic_status_check[14].ACLR
i_reset_n => periodic_status_check[15].ACLR
i_reset_n => periodic_status_check[16].ACLR
i_reset_n => periodic_status_check[17].ACLR
i_reset_n => periodic_status_check[18].ACLR
i_reset_n => periodic_status_check[19].ACLR
i_reset_n => periodic_status_check[20].ACLR
i_reset_n => periodic_status_check[21].ACLR
i_reset_n => periodic_status_check[22].ACLR
i_reset_n => periodic_status_check[23].ACLR
i_reset_n => id_sequence_step_index[0].ACLR
i_reset_n => id_sequence_step_index[1].ACLR
i_reset_n => id_sequence_step_index[2].ACLR
i_reset_n => id_sequence_step_index[3].ACLR
i_reset_n => SD_clock_mode.ACLR
i_reset_n => delay_counter[0].ACLR
i_reset_n => delay_counter[1].ACLR
i_reset_n => delay_counter[2].ACLR
i_reset_n => delay_counter[3].ACLR
i_reset_n => delay_counter[4].ACLR
i_reset_n => delay_counter[5].ACLR
i_reset_n => delay_counter[6].ACLR
i_reset_n => current_state~3.DATAIN
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => Selector6.IN3
i_user_command_ready => Selector10.IN4
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => Selector3.IN1
i_response_received => Selector8.IN1
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.DATAB
i_response_timed_out => next_state.DATAB
i_response_crc_passed => next_state.DATAA
i_response_crc_passed => next_state.DATAA
i_command_sent => Selector3.IN3
i_command_sent => Selector8.IN3
i_command_sent => Selector2.IN2
i_command_sent => Selector7.IN1
i_powerup_busy_n => local_ffs.IN1
i_clocking_pulse_enable => Selector10.IN5
i_clocking_pulse_enable => initial_delay_counter.IN1
i_clocking_pulse_enable => Selector9.IN2
i_current_clock_mode => Selector5.IN4
i_current_clock_mode => Selector4.IN2
i_user_message_valid => Selector7.IN3
i_user_message_valid => Selector10.IN1
i_last_cmd_was_55 => next_state.DATAA
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => next_state.DATAA
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
o_generate_command <= o_generate_command.DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[0] <= id_sequence_step_index[0].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[1] <= id_sequence_step_index[1].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[2] <= id_sequence_step_index[2].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[3] <= id_sequence_step_index[3].DB_MAX_OUTPUT_PORT_TYPE
o_receive_response <= o_receive_response.DB_MAX_OUTPUT_PORT_TYPE
o_drive_CMD_line <= o_drive_CMD_line.DB_MAX_OUTPUT_PORT_TYPE
o_SD_clock_mode <= SD_clock_mode.DB_MAX_OUTPUT_PORT_TYPE
o_resetting <= o_resetting.DB_MAX_OUTPUT_PORT_TYPE
o_card_connected <= o_card_connected.DB_MAX_OUTPUT_PORT_TYPE
o_command_completed <= o_command_completed.DB_MAX_OUTPUT_PORT_TYPE
o_clear_response_register <= o_clear_response_register.DB_MAX_OUTPUT_PORT_TYPE
o_enable_clock_generator <= o_enable_clock_generator.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator
i_clock => local_mode.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_reset_n => local_mode.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_enable => counter[6].ENA
i_enable => counter[5].ENA
i_enable => counter[4].ENA
i_enable => counter[3].ENA
i_enable => counter[2].ENA
i_enable => counter[1].ENA
i_enable => counter[0].ENA
i_mode => local_mode.DATAIN
o_SD_clock <= o_SD_clock.DB_MAX_OUTPUT_PORT_TYPE
o_clock_mode <= local_mode.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_receive <= o_trigger_receive.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_send <= o_trigger_send.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger
i_clock => local_reg.CLK
i_reset_n => local_reg.ACLR
i_signal => o_trigger.IN1
i_signal => local_reg.DATAIN
o_trigger <= o_trigger.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
i_clock => Altera_UP_SD_CRC16_Generator:crc16_checker.i_clock
i_clock => timeout_register[0].CLK
i_clock => timeout_register[1].CLK
i_clock => timeout_register[2].CLK
i_clock => timeout_register[3].CLK
i_clock => timeout_register[4].CLK
i_clock => timeout_register[5].CLK
i_clock => timeout_register[6].CLK
i_clock => timeout_register[7].CLK
i_clock => timeout_register[8].CLK
i_clock => timeout_register[9].CLK
i_clock => timeout_register[10].CLK
i_clock => timeout_register[11].CLK
i_clock => timeout_register[12].CLK
i_clock => timeout_register[13].CLK
i_clock => timeout_register[14].CLK
i_clock => timeout_register[15].CLK
i_clock => data_in_reg.CLK
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_clock => shift_register[16].CLK
i_clock => crc_counter[0].CLK
i_clock => crc_counter[1].CLK
i_clock => crc_counter[2].CLK
i_clock => crc_counter[3].CLK
i_clock => dataout_1bit.CLK
i_clock => byte_counter[0].CLK
i_clock => byte_counter[1].CLK
i_clock => byte_counter[2].CLK
i_clock => byte_counter[3].CLK
i_clock => byte_counter[4].CLK
i_clock => byte_counter[5].CLK
i_clock => byte_counter[6].CLK
i_clock => byte_counter[7].CLK
i_clock => byte_counter[8].CLK
i_clock => bit_counter[0].CLK
i_clock => bit_counter[1].CLK
i_clock => bit_counter[2].CLK
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_a
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_b
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC16_Generator:crc16_checker.i_reset_n
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_reset_n => shift_register[16].ACLR
i_reset_n => crc_counter[0].ACLR
i_reset_n => crc_counter[1].ACLR
i_reset_n => crc_counter[2].ACLR
i_reset_n => crc_counter[3].ACLR
i_reset_n => dataout_1bit.PRESET
i_reset_n => byte_counter[0].ACLR
i_reset_n => byte_counter[1].ACLR
i_reset_n => byte_counter[2].ACLR
i_reset_n => byte_counter[3].ACLR
i_reset_n => byte_counter[4].ACLR
i_reset_n => byte_counter[5].ACLR
i_reset_n => byte_counter[6].ACLR
i_reset_n => byte_counter[7].ACLR
i_reset_n => byte_counter[8].ACLR
i_reset_n => bit_counter[0].PRESET
i_reset_n => bit_counter[1].PRESET
i_reset_n => bit_counter[2].PRESET
i_reset_n => timeout_register[0].ACLR
i_reset_n => timeout_register[1].ACLR
i_reset_n => timeout_register[2].ACLR
i_reset_n => timeout_register[3].ACLR
i_reset_n => timeout_register[4].ACLR
i_reset_n => timeout_register[5].ACLR
i_reset_n => timeout_register[6].ACLR
i_reset_n => timeout_register[7].ACLR
i_reset_n => timeout_register[8].ACLR
i_reset_n => timeout_register[9].ACLR
i_reset_n => timeout_register[10].ACLR
i_reset_n => timeout_register[11].ACLR
i_reset_n => timeout_register[12].ACLR
i_reset_n => timeout_register[13].ACLR
i_reset_n => timeout_register[14].ACLR
i_reset_n => timeout_register[15].ACLR
i_reset_n => current_state~3.DATAIN
i_reset_n => data_in_reg.ENA
i_begin => state_transitions.IN0
i_begin => Selector11.IN5
i_begin => Selector0.IN3
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector2.IN3
i_sd_clock_pulse_trigger => Selector5.IN3
i_sd_clock_pulse_trigger => Selector11.IN6
i_sd_clock_pulse_trigger => crc_generator_enable.DATAA
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => dataout_1bit.OUTPUTSELECT
i_sd_clock_pulse_trigger => data_in_reg.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector1.IN2
i_sd_clock_pulse_trigger => Selector4.IN1
i_sd_clock_pulse_trigger => Selector10.IN1
i_transmit => next_state.DATAB
i_transmit => next_state.DATAB
i_1bit_data_in => data_in_reg.DATAB
o_1bit_data_out <= dataout_1bit.DB_MAX_OUTPUT_PORT_TYPE
o_operation_complete <= o_operation_complete.DB_MAX_OUTPUT_PORT_TYPE
o_crc_passed <= o_crc_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timed_out <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
o_dat_direction <= o_dat_direction.DB_MAX_OUTPUT_PORT_TYPE
i_enable_16bit_port => Altera_UP_SD_Card_Memory_Block:packet_memory.enable_a
i_address_16bit_port[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[0]
i_address_16bit_port[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[1]
i_address_16bit_port[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[2]
i_address_16bit_port[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[3]
i_address_16bit_port[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[4]
i_address_16bit_port[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[5]
i_address_16bit_port[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[6]
i_address_16bit_port[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[7]
i_write_16bit => Altera_UP_SD_Card_Memory_Block:packet_memory.wren_a
i_16bit_data_in[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[0]
i_16bit_data_in[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[1]
i_16bit_data_in[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[2]
i_16bit_data_in[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[3]
i_16bit_data_in[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[4]
i_16bit_data_in[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[5]
i_16bit_data_in[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[6]
i_16bit_data_in[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[7]
i_16bit_data_in[8] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[8]
i_16bit_data_in[9] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[9]
i_16bit_data_in[10] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[10]
i_16bit_data_in[11] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[11]
i_16bit_data_in[12] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[12]
i_16bit_data_in[13] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[13]
i_16bit_data_in[14] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[14]
i_16bit_data_in[15] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[15]
o_16bit_data_out[0] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[0]
o_16bit_data_out[1] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[1]
o_16bit_data_out[2] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[2]
o_16bit_data_out[3] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[3]
o_16bit_data_out[4] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[4]
o_16bit_data_out[5] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[5]
o_16bit_data_out[6] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[6]
o_16bit_data_out[7] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[7]
o_16bit_data_out[8] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[8]
o_16bit_data_out[9] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[9]
o_16bit_data_out[10] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[10]
o_16bit_data_out[11] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[11]
o_16bit_data_out[12] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[12]
o_16bit_data_out[13] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[13]
o_16bit_data_out[14] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[14]
o_16bit_data_out[15] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[15]


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[7] <= shift_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[8] <= shift_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[9] <= shift_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[10] <= shift_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[11] <= shift_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[12] <= shift_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[13] <= shift_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[14] <= shift_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[15] <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
enable_a => altsyncram:altsyncram_component.clocken0
enable_b => altsyncram:altsyncram_component.clocken1
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
wren_a => altsyncram_7n92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_7n92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7n92:auto_generated.data_a[0]
data_a[1] => altsyncram_7n92:auto_generated.data_a[1]
data_a[2] => altsyncram_7n92:auto_generated.data_a[2]
data_a[3] => altsyncram_7n92:auto_generated.data_a[3]
data_a[4] => altsyncram_7n92:auto_generated.data_a[4]
data_a[5] => altsyncram_7n92:auto_generated.data_a[5]
data_a[6] => altsyncram_7n92:auto_generated.data_a[6]
data_a[7] => altsyncram_7n92:auto_generated.data_a[7]
data_a[8] => altsyncram_7n92:auto_generated.data_a[8]
data_a[9] => altsyncram_7n92:auto_generated.data_a[9]
data_a[10] => altsyncram_7n92:auto_generated.data_a[10]
data_a[11] => altsyncram_7n92:auto_generated.data_a[11]
data_a[12] => altsyncram_7n92:auto_generated.data_a[12]
data_a[13] => altsyncram_7n92:auto_generated.data_a[13]
data_a[14] => altsyncram_7n92:auto_generated.data_a[14]
data_a[15] => altsyncram_7n92:auto_generated.data_a[15]
data_b[0] => altsyncram_7n92:auto_generated.data_b[0]
address_a[0] => altsyncram_7n92:auto_generated.address_a[0]
address_a[1] => altsyncram_7n92:auto_generated.address_a[1]
address_a[2] => altsyncram_7n92:auto_generated.address_a[2]
address_a[3] => altsyncram_7n92:auto_generated.address_a[3]
address_a[4] => altsyncram_7n92:auto_generated.address_a[4]
address_a[5] => altsyncram_7n92:auto_generated.address_a[5]
address_a[6] => altsyncram_7n92:auto_generated.address_a[6]
address_a[7] => altsyncram_7n92:auto_generated.address_a[7]
address_b[0] => altsyncram_7n92:auto_generated.address_b[0]
address_b[1] => altsyncram_7n92:auto_generated.address_b[1]
address_b[2] => altsyncram_7n92:auto_generated.address_b[2]
address_b[3] => altsyncram_7n92:auto_generated.address_b[3]
address_b[4] => altsyncram_7n92:auto_generated.address_b[4]
address_b[5] => altsyncram_7n92:auto_generated.address_b[5]
address_b[6] => altsyncram_7n92:auto_generated.address_b[6]
address_b[7] => altsyncram_7n92:auto_generated.address_b[7]
address_b[8] => altsyncram_7n92:auto_generated.address_b[8]
address_b[9] => altsyncram_7n92:auto_generated.address_b[9]
address_b[10] => altsyncram_7n92:auto_generated.address_b[10]
address_b[11] => altsyncram_7n92:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7n92:auto_generated.clock0
clock1 => altsyncram_7n92:auto_generated.clock1
clocken0 => altsyncram_7n92:auto_generated.clocken0
clocken1 => altsyncram_7n92:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7n92:auto_generated.q_a[0]
q_a[1] <= altsyncram_7n92:auto_generated.q_a[1]
q_a[2] <= altsyncram_7n92:auto_generated.q_a[2]
q_a[3] <= altsyncram_7n92:auto_generated.q_a[3]
q_a[4] <= altsyncram_7n92:auto_generated.q_a[4]
q_a[5] <= altsyncram_7n92:auto_generated.q_a[5]
q_a[6] <= altsyncram_7n92:auto_generated.q_a[6]
q_a[7] <= altsyncram_7n92:auto_generated.q_a[7]
q_a[8] <= altsyncram_7n92:auto_generated.q_a[8]
q_a[9] <= altsyncram_7n92:auto_generated.q_a[9]
q_a[10] <= altsyncram_7n92:auto_generated.q_a[10]
q_a[11] <= altsyncram_7n92:auto_generated.q_a[11]
q_a[12] <= altsyncram_7n92:auto_generated.q_a[12]
q_a[13] <= altsyncram_7n92:auto_generated.q_a[13]
q_a[14] <= altsyncram_7n92:auto_generated.q_a[14]
q_a[15] <= altsyncram_7n92:auto_generated.q_a[15]
q_b[0] <= altsyncram_7n92:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken0 => ram_block1a0.ENA0
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a0.PORTADATAIN8
data_a[9] => ram_block1a0.PORTADATAIN9
data_a[10] => ram_block1a0.PORTADATAIN10
data_a[11] => ram_block1a0.PORTADATAIN11
data_a[12] => ram_block1a0.PORTADATAIN12
data_a[13] => ram_block1a0.PORTADATAIN13
data_a[14] => ram_block1a0.PORTADATAIN14
data_a[15] => ram_block1a0.PORTADATAIN15
data_b[0] => ram_block1a0.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a0.PORTADATAOUT8
q_a[9] <= ram_block1a0.PORTADATAOUT9
q_a[10] <= ram_block1a0.PORTADATAOUT10
q_a[11] <= ram_block1a0.PORTADATAOUT11
q_a[12] <= ram_block1a0.PORTADATAOUT12
q_a[13] <= ram_block1a0.PORTADATAOUT13
q_a[14] <= ram_block1a0.PORTADATAOUT14
q_a[15] <= ram_block1a0.PORTADATAOUT15
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_b => ram_block1a0.PORTBRE


|ECE423_soc|unnamed:inst|button_pio_s1_arbitrator:the_button_pio_s1
button_pio_s1_irq => button_pio_s1_irq_from_sa.DATAIN
button_pio_s1_readdata[0] => button_pio_s1_readdata_from_sa[0].DATAIN
button_pio_s1_readdata[1] => button_pio_s1_readdata_from_sa[1].DATAIN
button_pio_s1_readdata[2] => button_pio_s1_readdata_from_sa[2].DATAIN
button_pio_s1_readdata[3] => button_pio_s1_readdata_from_sa[3].DATAIN
clk => d1_button_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => button_pio_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => button_pio_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN49
cpu_0_data_master_address_to_slave[5] => Equal0.IN48
cpu_0_data_master_address_to_slave[6] => Equal0.IN47
cpu_0_data_master_address_to_slave[7] => Equal0.IN46
cpu_0_data_master_address_to_slave[8] => Equal0.IN45
cpu_0_data_master_address_to_slave[9] => Equal0.IN44
cpu_0_data_master_address_to_slave[10] => Equal0.IN43
cpu_0_data_master_address_to_slave[11] => Equal0.IN42
cpu_0_data_master_address_to_slave[12] => Equal0.IN41
cpu_0_data_master_address_to_slave[13] => Equal0.IN40
cpu_0_data_master_address_to_slave[14] => Equal0.IN39
cpu_0_data_master_address_to_slave[15] => Equal0.IN38
cpu_0_data_master_address_to_slave[16] => Equal0.IN37
cpu_0_data_master_address_to_slave[17] => Equal0.IN36
cpu_0_data_master_address_to_slave[18] => Equal0.IN35
cpu_0_data_master_address_to_slave[19] => Equal0.IN34
cpu_0_data_master_address_to_slave[20] => Equal0.IN33
cpu_0_data_master_address_to_slave[21] => Equal0.IN32
cpu_0_data_master_address_to_slave[22] => Equal0.IN31
cpu_0_data_master_address_to_slave[23] => Equal0.IN30
cpu_0_data_master_address_to_slave[24] => Equal0.IN29
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_button_pio_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_button_pio_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_button_pio_s1.IN1
cpu_0_data_master_read => button_pio_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_button_pio_s1.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_button_pio_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_button_pio_s1.IN1
cpu_0_data_master_write => button_pio_s1_write_n.IN1
cpu_0_data_master_writedata[0] => button_pio_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => button_pio_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => button_pio_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => button_pio_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => button_pio_s1_reset_n.DATAIN
reset_n => d1_button_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
button_pio_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_chipselect <= internal_cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_irq_from_sa <= button_pio_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[0] <= button_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[1] <= button_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[2] <= button_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[3] <= button_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_write_n <= button_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_button_pio_s1 <= internal_cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_button_pio_s1 <= internal_cpu_0_data_master_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_button_pio_s1 <= cpu_0_data_master_read_data_valid_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_button_pio_s1 <= internal_cpu_0_data_master_requests_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_button_pio_s1_end_xfer <= d1_button_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|button_pio:the_button_pio
address[0] => Equal0.IN63
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[1] => Equal0.IN62
address[1] => Equal1.IN62
address[1] => Equal2.IN62
chipselect => process_1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
write_n => process_1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN49
cpu_0_data_master_address_to_slave[12] => Equal0.IN48
cpu_0_data_master_address_to_slave[13] => Equal0.IN47
cpu_0_data_master_address_to_slave[14] => Equal0.IN46
cpu_0_data_master_address_to_slave[15] => Equal0.IN45
cpu_0_data_master_address_to_slave[16] => Equal0.IN44
cpu_0_data_master_address_to_slave[17] => Equal0.IN43
cpu_0_data_master_address_to_slave[18] => Equal0.IN42
cpu_0_data_master_address_to_slave[19] => Equal0.IN41
cpu_0_data_master_address_to_slave[20] => Equal0.IN40
cpu_0_data_master_address_to_slave[21] => Equal0.IN39
cpu_0_data_master_address_to_slave[22] => Equal0.IN38
cpu_0_data_master_address_to_slave[23] => Equal0.IN37
cpu_0_data_master_address_to_slave[24] => Equal0.IN36
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN48
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN47
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN46
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN45
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN44
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN43
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN42
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN41
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN40
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN39
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN38
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN37
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN36
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master
clk => ~NO_FANOUT~
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[0] => cpu_0_custom_instruction_master_combo_result[0].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[1] => cpu_0_custom_instruction_master_combo_result[1].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[2] => cpu_0_custom_instruction_master_combo_result[2].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[3] => cpu_0_custom_instruction_master_combo_result[3].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[4] => cpu_0_custom_instruction_master_combo_result[4].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[5] => cpu_0_custom_instruction_master_combo_result[5].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[6] => cpu_0_custom_instruction_master_combo_result[6].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[7] => cpu_0_custom_instruction_master_combo_result[7].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[8] => cpu_0_custom_instruction_master_combo_result[8].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[9] => cpu_0_custom_instruction_master_combo_result[9].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[10] => cpu_0_custom_instruction_master_combo_result[10].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[11] => cpu_0_custom_instruction_master_combo_result[11].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[12] => cpu_0_custom_instruction_master_combo_result[12].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[13] => cpu_0_custom_instruction_master_combo_result[13].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[14] => cpu_0_custom_instruction_master_combo_result[14].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[15] => cpu_0_custom_instruction_master_combo_result[15].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[16] => cpu_0_custom_instruction_master_combo_result[16].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[17] => cpu_0_custom_instruction_master_combo_result[17].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[18] => cpu_0_custom_instruction_master_combo_result[18].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[19] => cpu_0_custom_instruction_master_combo_result[19].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[20] => cpu_0_custom_instruction_master_combo_result[20].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[21] => cpu_0_custom_instruction_master_combo_result[21].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[22] => cpu_0_custom_instruction_master_combo_result[22].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[23] => cpu_0_custom_instruction_master_combo_result[23].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[24] => cpu_0_custom_instruction_master_combo_result[24].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[25] => cpu_0_custom_instruction_master_combo_result[25].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[26] => cpu_0_custom_instruction_master_combo_result[26].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[27] => cpu_0_custom_instruction_master_combo_result[27].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[28] => cpu_0_custom_instruction_master_combo_result[28].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[29] => cpu_0_custom_instruction_master_combo_result[29].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[30] => cpu_0_custom_instruction_master_combo_result[30].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[31] => cpu_0_custom_instruction_master_combo_result[31].DATAIN
reset_n => cpu_0_custom_instruction_master_reset_n.DATAIN
cpu_0_custom_instruction_master_combo_result[0] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[1] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[2] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[3] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[4] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[5] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[6] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[7] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[8] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[9] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[10] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[11] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[12] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[13] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[14] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[15] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[16] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[17] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[18] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[19] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[20] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[21] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[22] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[23] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[24] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[25] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[26] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[27] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[28] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[29] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[30] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_combo_result[31] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_select <= <VCC>


|ECE423_soc|unnamed:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa => r_0.IN1
button_pio_s1_irq_from_sa => cpu_0_data_master_irq[2].DATAIN
button_pio_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
button_pio_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
button_pio_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
button_pio_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
clk => cpu_0_data_master_dbs_rdv_counter[0].CLK
clk => cpu_0_data_master_dbs_rdv_counter[1].CLK
clk => internal_cpu_0_data_master_dbs_address[0].CLK
clk => internal_cpu_0_data_master_dbs_address[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => internal_cpu_0_data_master_latency_counter.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideOr0.IN0
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideOr0.IN1
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] => WideOr1.IN0
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] => WideOr1.IN1
cpu_0_data_master_granted_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_button_pio_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => r_0.IN0
cpu_0_data_master_granted_sdram_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sysid_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_timer_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN0
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN1
cpu_0_data_master_qualified_request_button_pio_s1 => r_0.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => r_0.IN0
cpu_0_data_master_qualified_request_button_pio_s1 => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave => r_1.IN1
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read_data_valid_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_button_pio_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[15].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[14].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[13].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[12].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[11].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[10].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[9].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[8].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[7].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[6].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[5].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[4].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[3].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[2].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[1].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[0].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => dbs_rdv_count_enable.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => dbs_rdv_count_enable.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sysid_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_timer_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN1
cpu_0_data_master_requests_button_pio_s1 => r_0.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => r_0.IN1
cpu_0_data_master_requests_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sram_0_avalon_sram_slave => cpu_0_data_master_dbs_increment[1].DATAA
cpu_0_data_master_requests_sram_0_avalon_sram_slave => r_1.IN1
cpu_0_data_master_requests_sysid_control_slave => r_1.IN1
cpu_0_data_master_requests_timer_0_s1 => r_1.IN1
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave => p1_cpu_0_data_master_latency_counter.DATAB
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer => ~NO_FANOUT~
d1_button_pio_s1_end_xfer => r_0.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => r_1.IN1
d1_timer_0_s1_end_xfer => r_1.IN1
d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer => ~NO_FANOUT~
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_0_data_master_latency_counter.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAB
sdram_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAB
sdram_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAB
sdram_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAB
sdram_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAB
sdram_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAB
sdram_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAB
sdram_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAB
sdram_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAB
sdram_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAB
sdram_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAB
sdram_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAB
sdram_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAB
sdram_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAB
sdram_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAB
sdram_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAB
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAA
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
timer_0_s1_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
timer_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= internal_cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= internal_cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= timer_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[2] <= button_pio_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[3] <= <GND>
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_latency_counter <= internal_cpu_0_data_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => internal_cpu_0_instruction_master_dbs_address[0].CLK
clk => internal_cpu_0_instruction_master_dbs_address[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => internal_cpu_0_instruction_master_latency_counter.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_0.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN1
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[15].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[14].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[13].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[12].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[11].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[10].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[9].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[8].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[7].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[6].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[5].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[4].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[3].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[2].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[1].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[0].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => dbs_rdv_count_enable.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => dbs_rdv_count_enable.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_dbs_increment[1].OUTPUTSELECT
cpu_0_instruction_master_requests_sdram_0_s1 => r_0.IN1
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave => cpu_0_instruction_master_dbs_increment[1].DATAA
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave => r_1.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[1].ACLR
reset_n => internal_cpu_0_instruction_master_latency_counter.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAB
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAB
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAB
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAB
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAB
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAB
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAB
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAB
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAB
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAB
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAB
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAB
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAB
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAB
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAB
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAB
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAA
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= internal_cpu_0_instruction_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= internal_cpu_0_instruction_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= internal_cpu_0_instruction_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0
E_ci_combo_result[0] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[1] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[2] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[3] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[4] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[5] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[6] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[7] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[8] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[9] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[10] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[11] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[12] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[13] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[14] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[15] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[16] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[17] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[18] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[19] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[20] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[21] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[22] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[23] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[24] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[25] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[26] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[27] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[28] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[29] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[30] => A_WE_StdLogicVector.DATAB
E_ci_combo_result[31] => A_WE_StdLogicVector.DATAB
clk => cpu_0_test_bench:the_cpu_0_test_bench.clk
clk => M_ctrl_late_result.CLK
clk => E_ctrl_late_result.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_rdctl_inst.CLK
clk => M_ctrl_wrctl_inst.CLK
clk => D_ctrl_ignore_dst.CLK
clk => D_ctrl_b_is_dst.CLK
clk => D_ctrl_b_not_src.CLK
clk => D_ctrl_a_not_src.CLK
clk => A_ctrl_dc_nowb_inv.CLK
clk => M_ctrl_dc_nowb_inv.CLK
clk => A_ctrl_dc_addr_inv.CLK
clk => M_ctrl_dc_addr_inv.CLK
clk => A_ctrl_dc_index_inv.CLK
clk => M_ctrl_dc_index_inv.CLK
clk => A_ctrl_dc_addr_wb_inv.CLK
clk => M_ctrl_dc_addr_wb_inv.CLK
clk => A_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_mem.CLK
clk => M_ctrl_ld_st.CLK
clk => A_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => A_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => A_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => M_ctrl_ld8_ld16.CLK
clk => A_ctrl_ld16.CLK
clk => M_ctrl_ld16.CLK
clk => M_ctrl_ld8.CLK
clk => E_ctrl_alu_signed_comparison.CLK
clk => E_ctrl_alu_subtract.CLK
clk => D_ctrl_br.CLK
clk => M_ctrl_br_always_pred_taken.CLK
clk => E_ctrl_br_always_pred_taken.CLK
clk => D_ctrl_br_uncond.CLK
clk => M_ctrl_br_cond.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_cmp.CLK
clk => E_ctrl_logic.CLK
clk => E_ctrl_rot.CLK
clk => A_ctrl_shift_rot.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_right_arith.CLK
clk => E_ctrl_shift_rot_left.CLK
clk => E_ctrl_retaddr.CLK
clk => M_ctrl_crst.CLK
clk => E_ctrl_crst.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_break.CLK
clk => A_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_exception.CLK
clk => A_ctrl_div.CLK
clk => M_ctrl_div.CLK
clk => E_ctrl_div.CLK
clk => E_ctrl_div_signed.CLK
clk => A_ctrl_mul_lsw.CLK
clk => M_ctrl_mul_lsw.CLK
clk => E_ctrl_mul_lsw.CLK
clk => D_ctrl_jmp_direct.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => M_ctrl_invalidate_i.CLK
clk => E_ctrl_custom_combo.CLK
clk => M_ctrl_ld_st_non_bypass.CLK
clk => M_ctrl_st_non_bypass.CLK
clk => A_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_st_bypass_or_dcache_management.CLK
clk => A_ctrl_ld_st_bypass.CLK
clk => M_ctrl_ld_st_bypass.CLK
clk => A_ctrl_st_bypass.CLK
clk => M_ctrl_st_bypass.CLK
clk => A_ctrl_ld_bypass.CLK
clk => M_ctrl_ld_bypass.CLK
clk => A_mul_stall_d3.CLK
clk => A_mul_stall_d2.CLK
clk => A_mul_stall_d1.CLK
clk => A_mul_stall.CLK
clk => A_mul_cnt[0].CLK
clk => A_mul_cnt[1].CLK
clk => A_mul_cnt[2].CLK
clk => A_mul_result[0].CLK
clk => A_mul_result[1].CLK
clk => A_mul_result[2].CLK
clk => A_mul_result[3].CLK
clk => A_mul_result[4].CLK
clk => A_mul_result[5].CLK
clk => A_mul_result[6].CLK
clk => A_mul_result[7].CLK
clk => A_mul_result[8].CLK
clk => A_mul_result[9].CLK
clk => A_mul_result[10].CLK
clk => A_mul_result[11].CLK
clk => A_mul_result[12].CLK
clk => A_mul_result[13].CLK
clk => A_mul_result[14].CLK
clk => A_mul_result[15].CLK
clk => A_mul_result[16].CLK
clk => A_mul_result[17].CLK
clk => A_mul_result[18].CLK
clk => A_mul_result[19].CLK
clk => A_mul_result[20].CLK
clk => A_mul_result[21].CLK
clk => A_mul_result[22].CLK
clk => A_mul_result[23].CLK
clk => A_mul_result[24].CLK
clk => A_mul_result[25].CLK
clk => A_mul_result[26].CLK
clk => A_mul_result[27].CLK
clk => A_mul_result[28].CLK
clk => A_mul_result[29].CLK
clk => A_mul_result[30].CLK
clk => A_mul_result[31].CLK
clk => A_mul_partial_prod[0].CLK
clk => A_mul_partial_prod[1].CLK
clk => A_mul_partial_prod[2].CLK
clk => A_mul_partial_prod[3].CLK
clk => A_mul_partial_prod[4].CLK
clk => A_mul_partial_prod[5].CLK
clk => A_mul_partial_prod[6].CLK
clk => A_mul_partial_prod[7].CLK
clk => A_mul_partial_prod[8].CLK
clk => A_mul_partial_prod[9].CLK
clk => A_mul_partial_prod[10].CLK
clk => A_mul_partial_prod[11].CLK
clk => A_mul_partial_prod[12].CLK
clk => A_mul_partial_prod[13].CLK
clk => A_mul_partial_prod[14].CLK
clk => A_mul_partial_prod[15].CLK
clk => A_mul_partial_prod[16].CLK
clk => A_mul_partial_prod[17].CLK
clk => A_mul_partial_prod[18].CLK
clk => A_mul_partial_prod[19].CLK
clk => A_mul_partial_prod[20].CLK
clk => A_mul_partial_prod[21].CLK
clk => A_mul_partial_prod[22].CLK
clk => A_mul_partial_prod[23].CLK
clk => A_mul_partial_prod[24].CLK
clk => A_mul_partial_prod[25].CLK
clk => A_mul_partial_prod[26].CLK
clk => A_mul_partial_prod[27].CLK
clk => A_mul_partial_prod[28].CLK
clk => A_mul_partial_prod[29].CLK
clk => A_mul_partial_prod[30].CLK
clk => A_mul_partial_prod[31].CLK
clk => A_mul_src2[0].CLK
clk => A_mul_src2[1].CLK
clk => A_mul_src2[2].CLK
clk => A_mul_src2[3].CLK
clk => A_mul_src2[4].CLK
clk => A_mul_src2[5].CLK
clk => A_mul_src2[6].CLK
clk => A_mul_src2[7].CLK
clk => A_mul_src2[8].CLK
clk => A_mul_src2[9].CLK
clk => A_mul_src2[10].CLK
clk => A_mul_src2[11].CLK
clk => A_mul_src2[12].CLK
clk => A_mul_src2[13].CLK
clk => A_mul_src2[14].CLK
clk => A_mul_src2[15].CLK
clk => A_mul_src2[16].CLK
clk => A_mul_src2[17].CLK
clk => A_mul_src2[18].CLK
clk => A_mul_src2[19].CLK
clk => A_mul_src2[20].CLK
clk => A_mul_src2[21].CLK
clk => A_mul_src2[22].CLK
clk => A_mul_src2[23].CLK
clk => A_mul_src2[24].CLK
clk => A_mul_src2[25].CLK
clk => A_mul_src2[26].CLK
clk => A_mul_src2[27].CLK
clk => A_mul_src2[28].CLK
clk => A_mul_src2[29].CLK
clk => A_mul_src2[30].CLK
clk => A_mul_src2[31].CLK
clk => A_mul_src1[0].CLK
clk => A_mul_src1[1].CLK
clk => A_mul_src1[2].CLK
clk => A_mul_src1[3].CLK
clk => A_mul_src1[4].CLK
clk => A_mul_src1[5].CLK
clk => A_mul_src1[6].CLK
clk => A_mul_src1[7].CLK
clk => A_mul_src1[8].CLK
clk => A_mul_src1[9].CLK
clk => A_mul_src1[10].CLK
clk => A_mul_src1[11].CLK
clk => A_mul_src1[12].CLK
clk => A_mul_src1[13].CLK
clk => A_mul_src1[14].CLK
clk => A_mul_src1[15].CLK
clk => A_mul_src1[16].CLK
clk => A_mul_src1[17].CLK
clk => A_mul_src1[18].CLK
clk => A_mul_src1[19].CLK
clk => A_mul_src1[20].CLK
clk => A_mul_src1[21].CLK
clk => A_mul_src1[22].CLK
clk => A_mul_src1[23].CLK
clk => A_mul_src1[24].CLK
clk => A_mul_src1[25].CLK
clk => A_mul_src1[26].CLK
clk => A_mul_src1[27].CLK
clk => A_mul_src1[28].CLK
clk => A_mul_src1[29].CLK
clk => A_mul_src1[30].CLK
clk => A_mul_src1[31].CLK
clk => A_valid_wrctl_ienable.CLK
clk => E_compare_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_logic_op[1].CLK
clk => E_src2_reg[0].CLK
clk => E_src2_reg[1].CLK
clk => E_src2_reg[2].CLK
clk => E_src2_reg[3].CLK
clk => E_src2_reg[4].CLK
clk => E_src2_reg[5].CLK
clk => E_src2_reg[6].CLK
clk => E_src2_reg[7].CLK
clk => E_src2_reg[8].CLK
clk => E_src2_reg[9].CLK
clk => E_src2_reg[10].CLK
clk => E_src2_reg[11].CLK
clk => E_src2_reg[12].CLK
clk => E_src2_reg[13].CLK
clk => E_src2_reg[14].CLK
clk => E_src2_reg[15].CLK
clk => E_src2_reg[16].CLK
clk => E_src2_reg[17].CLK
clk => E_src2_reg[18].CLK
clk => E_src2_reg[19].CLK
clk => E_src2_reg[20].CLK
clk => E_src2_reg[21].CLK
clk => E_src2_reg[22].CLK
clk => E_src2_reg[23].CLK
clk => E_src2_reg[24].CLK
clk => E_src2_reg[25].CLK
clk => E_src2_reg[26].CLK
clk => E_src2_reg[27].CLK
clk => E_src2_reg[28].CLK
clk => E_src2_reg[29].CLK
clk => E_src2_reg[30].CLK
clk => E_src2_reg[31].CLK
clk => E_src2[0].CLK
clk => E_src2[1].CLK
clk => E_src2[2].CLK
clk => E_src2[3].CLK
clk => E_src2[4].CLK
clk => E_src2[5].CLK
clk => E_src2[6].CLK
clk => E_src2[7].CLK
clk => E_src2[8].CLK
clk => E_src2[9].CLK
clk => E_src2[10].CLK
clk => E_src2[11].CLK
clk => E_src2[12].CLK
clk => E_src2[13].CLK
clk => E_src2[14].CLK
clk => E_src2[15].CLK
clk => E_src2[16].CLK
clk => E_src2[17].CLK
clk => E_src2[18].CLK
clk => E_src2[19].CLK
clk => E_src2[20].CLK
clk => E_src2[21].CLK
clk => E_src2[22].CLK
clk => E_src2[23].CLK
clk => E_src2[24].CLK
clk => E_src2[25].CLK
clk => E_src2[26].CLK
clk => E_src2[27].CLK
clk => E_src2[28].CLK
clk => E_src2[29].CLK
clk => E_src2[30].CLK
clk => E_src2[31].CLK
clk => E_src1[0].CLK
clk => E_src1[1].CLK
clk => E_src1[2].CLK
clk => E_src1[3].CLK
clk => E_src1[4].CLK
clk => E_src1[5].CLK
clk => E_src1[6].CLK
clk => E_src1[7].CLK
clk => E_src1[8].CLK
clk => E_src1[9].CLK
clk => E_src1[10].CLK
clk => E_src1[11].CLK
clk => E_src1[12].CLK
clk => E_src1[13].CLK
clk => E_src1[14].CLK
clk => E_src1[15].CLK
clk => E_src1[16].CLK
clk => E_src1[17].CLK
clk => E_src1[18].CLK
clk => E_src1[19].CLK
clk => E_src1[20].CLK
clk => E_src1[21].CLK
clk => E_src1[22].CLK
clk => E_src1[23].CLK
clk => E_src1[24].CLK
clk => E_src1[25].CLK
clk => E_src1[26].CLK
clk => E_src1[27].CLK
clk => E_src1[28].CLK
clk => E_src1[29].CLK
clk => E_src1[30].CLK
clk => E_src1[31].CLK
clk => W_regnum_b_cmp_D.CLK
clk => A_regnum_b_cmp_D.CLK
clk => M_regnum_b_cmp_D.CLK
clk => E_regnum_b_cmp_D.CLK
clk => W_regnum_a_cmp_D.CLK
clk => A_regnum_a_cmp_D.CLK
clk => M_regnum_a_cmp_D.CLK
clk => E_regnum_a_cmp_D.CLK
clk => W_dst_regnum[0].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[4].CLK
clk => W_wr_dst_reg.CLK
clk => W_valid.CLK
clk => W_iw[0].CLK
clk => W_iw[1].CLK
clk => W_iw[2].CLK
clk => W_iw[3].CLK
clk => W_iw[4].CLK
clk => W_iw[5].CLK
clk => W_iw[6].CLK
clk => W_iw[7].CLK
clk => W_iw[8].CLK
clk => W_iw[9].CLK
clk => W_iw[10].CLK
clk => W_iw[11].CLK
clk => W_iw[12].CLK
clk => W_iw[13].CLK
clk => W_iw[14].CLK
clk => W_iw[15].CLK
clk => W_iw[16].CLK
clk => W_iw[17].CLK
clk => W_iw[18].CLK
clk => W_iw[19].CLK
clk => W_iw[20].CLK
clk => W_iw[21].CLK
clk => W_iw[22].CLK
clk => W_iw[23].CLK
clk => W_iw[24].CLK
clk => W_iw[25].CLK
clk => W_iw[26].CLK
clk => W_iw[27].CLK
clk => W_iw[28].CLK
clk => W_iw[29].CLK
clk => W_iw[30].CLK
clk => W_iw[31].CLK
clk => W_wr_data[0].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[31].CLK
clk => A_slow_inst_result[0].CLK
clk => A_slow_inst_result[1].CLK
clk => A_slow_inst_result[2].CLK
clk => A_slow_inst_result[3].CLK
clk => A_slow_inst_result[4].CLK
clk => A_slow_inst_result[5].CLK
clk => A_slow_inst_result[6].CLK
clk => A_slow_inst_result[7].CLK
clk => A_slow_inst_result[8].CLK
clk => A_slow_inst_result[9].CLK
clk => A_slow_inst_result[10].CLK
clk => A_slow_inst_result[11].CLK
clk => A_slow_inst_result[12].CLK
clk => A_slow_inst_result[13].CLK
clk => A_slow_inst_result[14].CLK
clk => A_slow_inst_result[15].CLK
clk => A_slow_inst_result[16].CLK
clk => A_slow_inst_result[17].CLK
clk => A_slow_inst_result[18].CLK
clk => A_slow_inst_result[19].CLK
clk => A_slow_inst_result[20].CLK
clk => A_slow_inst_result[21].CLK
clk => A_slow_inst_result[22].CLK
clk => A_slow_inst_result[23].CLK
clk => A_slow_inst_result[24].CLK
clk => A_slow_inst_result[25].CLK
clk => A_slow_inst_result[26].CLK
clk => A_slow_inst_result[27].CLK
clk => A_slow_inst_result[28].CLK
clk => A_slow_inst_result[29].CLK
clk => A_slow_inst_result[30].CLK
clk => A_slow_inst_result[31].CLK
clk => A_slow_inst_sel.CLK
clk => A_div_done.CLK
clk => A_wr_dst_reg_from_M.CLK
clk => A_mem_baddr[0].CLK
clk => A_mem_baddr[1].CLK
clk => A_mem_baddr[2].CLK
clk => A_mem_baddr[3].CLK
clk => A_mem_baddr[4].CLK
clk => A_mem_baddr[5].CLK
clk => A_mem_baddr[6].CLK
clk => A_mem_baddr[7].CLK
clk => A_mem_baddr[8].CLK
clk => A_mem_baddr[9].CLK
clk => A_mem_baddr[10].CLK
clk => A_mem_baddr[11].CLK
clk => A_mem_baddr[12].CLK
clk => A_mem_baddr[13].CLK
clk => A_mem_baddr[14].CLK
clk => A_mem_baddr[15].CLK
clk => A_mem_baddr[16].CLK
clk => A_mem_baddr[17].CLK
clk => A_mem_baddr[18].CLK
clk => A_mem_baddr[19].CLK
clk => A_mem_baddr[20].CLK
clk => A_mem_baddr[21].CLK
clk => A_mem_baddr[22].CLK
clk => A_mem_baddr[23].CLK
clk => A_mem_baddr[24].CLK
clk => A_cmp_result.CLK
clk => A_ld_align_byte2_byte3_fill.CLK
clk => A_ld_align_byte1_fill.CLK
clk => A_ld_align_sh8.CLK
clk => A_ld_align_sh16.CLK
clk => A_dst_regnum_from_M[0].CLK
clk => A_dst_regnum_from_M[1].CLK
clk => A_dst_regnum_from_M[2].CLK
clk => A_dst_regnum_from_M[3].CLK
clk => A_dst_regnum_from_M[4].CLK
clk => A_st_data[0].CLK
clk => A_st_data[1].CLK
clk => A_st_data[2].CLK
clk => A_st_data[3].CLK
clk => A_st_data[4].CLK
clk => A_st_data[5].CLK
clk => A_st_data[6].CLK
clk => A_st_data[7].CLK
clk => A_st_data[8].CLK
clk => A_st_data[9].CLK
clk => A_st_data[10].CLK
clk => A_st_data[11].CLK
clk => A_st_data[12].CLK
clk => A_st_data[13].CLK
clk => A_st_data[14].CLK
clk => A_st_data[15].CLK
clk => A_st_data[16].CLK
clk => A_st_data[17].CLK
clk => A_st_data[18].CLK
clk => A_st_data[19].CLK
clk => A_st_data[20].CLK
clk => A_st_data[21].CLK
clk => A_st_data[22].CLK
clk => A_st_data[23].CLK
clk => A_st_data[24].CLK
clk => A_st_data[25].CLK
clk => A_st_data[26].CLK
clk => A_st_data[27].CLK
clk => A_st_data[28].CLK
clk => A_st_data[29].CLK
clk => A_st_data[30].CLK
clk => A_st_data[31].CLK
clk => A_mem_byte_en[0].CLK
clk => A_mem_byte_en[1].CLK
clk => A_mem_byte_en[2].CLK
clk => A_mem_byte_en[3].CLK
clk => A_inst_result[0].CLK
clk => A_inst_result[1].CLK
clk => A_inst_result[2].CLK
clk => A_inst_result[3].CLK
clk => A_inst_result[4].CLK
clk => A_inst_result[5].CLK
clk => A_inst_result[6].CLK
clk => A_inst_result[7].CLK
clk => A_inst_result[8].CLK
clk => A_inst_result[9].CLK
clk => A_inst_result[10].CLK
clk => A_inst_result[11].CLK
clk => A_inst_result[12].CLK
clk => A_inst_result[13].CLK
clk => A_inst_result[14].CLK
clk => A_inst_result[15].CLK
clk => A_inst_result[16].CLK
clk => A_inst_result[17].CLK
clk => A_inst_result[18].CLK
clk => A_inst_result[19].CLK
clk => A_inst_result[20].CLK
clk => A_inst_result[21].CLK
clk => A_inst_result[22].CLK
clk => A_inst_result[23].CLK
clk => A_inst_result[24].CLK
clk => A_inst_result[25].CLK
clk => A_inst_result[26].CLK
clk => A_inst_result[27].CLK
clk => A_inst_result[28].CLK
clk => A_inst_result[29].CLK
clk => A_inst_result[30].CLK
clk => A_inst_result[31].CLK
clk => A_iw[0].CLK
clk => A_iw[1].CLK
clk => A_iw[2].CLK
clk => A_iw[3].CLK
clk => A_iw[4].CLK
clk => A_iw[5].CLK
clk => A_iw[6].CLK
clk => A_iw[7].CLK
clk => A_iw[8].CLK
clk => A_iw[9].CLK
clk => A_iw[10].CLK
clk => A_iw[11].CLK
clk => A_iw[12].CLK
clk => A_iw[13].CLK
clk => A_iw[14].CLK
clk => A_iw[15].CLK
clk => A_iw[16].CLK
clk => A_iw[17].CLK
clk => A_iw[18].CLK
clk => A_iw[19].CLK
clk => A_iw[20].CLK
clk => A_iw[21].CLK
clk => A_iw[22].CLK
clk => A_iw[23].CLK
clk => A_iw[24].CLK
clk => A_iw[25].CLK
clk => A_iw[26].CLK
clk => A_iw[27].CLK
clk => A_iw[28].CLK
clk => A_iw[29].CLK
clk => A_iw[30].CLK
clk => A_iw[31].CLK
clk => A_valid.CLK
clk => M_sel_data_master.CLK
clk => M_pipe_flush_waddr[0].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush_waddr[16].CLK
clk => M_pipe_flush_waddr[17].CLK
clk => M_pipe_flush_waddr[18].CLK
clk => M_pipe_flush_waddr[19].CLK
clk => M_pipe_flush_waddr[20].CLK
clk => M_pipe_flush_waddr[21].CLK
clk => M_pipe_flush_waddr[22].CLK
clk => M_pipe_flush.CLK
clk => M_target_pcb[0].CLK
clk => M_target_pcb[1].CLK
clk => M_target_pcb[2].CLK
clk => M_target_pcb[3].CLK
clk => M_target_pcb[4].CLK
clk => M_target_pcb[5].CLK
clk => M_target_pcb[6].CLK
clk => M_target_pcb[7].CLK
clk => M_target_pcb[8].CLK
clk => M_target_pcb[9].CLK
clk => M_target_pcb[10].CLK
clk => M_target_pcb[11].CLK
clk => M_target_pcb[12].CLK
clk => M_target_pcb[13].CLK
clk => M_target_pcb[14].CLK
clk => M_target_pcb[15].CLK
clk => M_target_pcb[16].CLK
clk => M_target_pcb[17].CLK
clk => M_target_pcb[18].CLK
clk => M_target_pcb[19].CLK
clk => M_target_pcb[20].CLK
clk => M_target_pcb[21].CLK
clk => M_target_pcb[22].CLK
clk => M_target_pcb[23].CLK
clk => M_target_pcb[24].CLK
clk => M_wr_dst_reg_from_E.CLK
clk => M_cmp_result.CLK
clk => M_dst_regnum[0].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[4].CLK
clk => M_st_data[0].CLK
clk => M_st_data[1].CLK
clk => M_st_data[2].CLK
clk => M_st_data[3].CLK
clk => M_st_data[4].CLK
clk => M_st_data[5].CLK
clk => M_st_data[6].CLK
clk => M_st_data[7].CLK
clk => M_st_data[8].CLK
clk => M_st_data[9].CLK
clk => M_st_data[10].CLK
clk => M_st_data[11].CLK
clk => M_st_data[12].CLK
clk => M_st_data[13].CLK
clk => M_st_data[14].CLK
clk => M_st_data[15].CLK
clk => M_st_data[16].CLK
clk => M_st_data[17].CLK
clk => M_st_data[18].CLK
clk => M_st_data[19].CLK
clk => M_st_data[20].CLK
clk => M_st_data[21].CLK
clk => M_st_data[22].CLK
clk => M_st_data[23].CLK
clk => M_st_data[24].CLK
clk => M_st_data[25].CLK
clk => M_st_data[26].CLK
clk => M_st_data[27].CLK
clk => M_st_data[28].CLK
clk => M_st_data[29].CLK
clk => M_st_data[30].CLK
clk => M_st_data[31].CLK
clk => M_alu_result[0].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[31].CLK
clk => M_mem_byte_en[0].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[3].CLK
clk => M_iw[0].CLK
clk => M_iw[1].CLK
clk => M_iw[2].CLK
clk => M_iw[3].CLK
clk => M_iw[4].CLK
clk => M_iw[5].CLK
clk => M_iw[6].CLK
clk => M_iw[7].CLK
clk => M_iw[8].CLK
clk => M_iw[9].CLK
clk => M_iw[10].CLK
clk => M_iw[11].CLK
clk => M_iw[12].CLK
clk => M_iw[13].CLK
clk => M_iw[14].CLK
clk => M_iw[15].CLK
clk => M_iw[16].CLK
clk => M_iw[17].CLK
clk => M_iw[18].CLK
clk => M_iw[19].CLK
clk => M_iw[20].CLK
clk => M_iw[21].CLK
clk => M_iw[22].CLK
clk => M_iw[23].CLK
clk => M_iw[24].CLK
clk => M_iw[25].CLK
clk => M_iw[26].CLK
clk => M_iw[27].CLK
clk => M_iw[28].CLK
clk => M_iw[29].CLK
clk => M_iw[30].CLK
clk => M_iw[31].CLK
clk => M_valid_from_E.CLK
clk => E_valid_jmp_indirect.CLK
clk => E_pc[0].CLK
clk => E_pc[1].CLK
clk => E_pc[2].CLK
clk => E_pc[3].CLK
clk => E_pc[4].CLK
clk => E_pc[5].CLK
clk => E_pc[6].CLK
clk => E_pc[7].CLK
clk => E_pc[8].CLK
clk => E_pc[9].CLK
clk => E_pc[10].CLK
clk => E_pc[11].CLK
clk => E_pc[12].CLK
clk => E_pc[13].CLK
clk => E_pc[14].CLK
clk => E_pc[15].CLK
clk => E_pc[16].CLK
clk => E_pc[17].CLK
clk => E_pc[18].CLK
clk => E_pc[19].CLK
clk => E_pc[20].CLK
clk => E_pc[21].CLK
clk => E_pc[22].CLK
clk => E_extra_pc[0].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[15].CLK
clk => E_extra_pc[16].CLK
clk => E_extra_pc[17].CLK
clk => E_extra_pc[18].CLK
clk => E_extra_pc[19].CLK
clk => E_extra_pc[20].CLK
clk => E_extra_pc[21].CLK
clk => E_extra_pc[22].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_dst_regnum[0].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[4].CLK
clk => E_iw[0].CLK
clk => E_iw[1].CLK
clk => E_iw[2].CLK
clk => E_iw[3].CLK
clk => E_iw[4].CLK
clk => E_iw[5].CLK
clk => E_iw[6].CLK
clk => E_iw[7].CLK
clk => E_iw[8].CLK
clk => E_iw[9].CLK
clk => E_iw[10].CLK
clk => E_iw[11].CLK
clk => E_iw[12].CLK
clk => E_iw[13].CLK
clk => E_iw[14].CLK
clk => E_iw[15].CLK
clk => E_iw[16].CLK
clk => E_iw[17].CLK
clk => E_iw[18].CLK
clk => E_iw[19].CLK
clk => E_iw[20].CLK
clk => E_iw[21].CLK
clk => E_iw[22].CLK
clk => E_iw[23].CLK
clk => E_iw[24].CLK
clk => E_iw[25].CLK
clk => E_iw[26].CLK
clk => E_iw[27].CLK
clk => E_iw[28].CLK
clk => E_iw[29].CLK
clk => E_iw[30].CLK
clk => E_iw[31].CLK
clk => E_valid_from_D.CLK
clk => D_pc_plus_one[0].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc_plus_one[16].CLK
clk => D_pc_plus_one[17].CLK
clk => D_pc_plus_one[18].CLK
clk => D_pc_plus_one[19].CLK
clk => D_pc_plus_one[20].CLK
clk => D_pc_plus_one[21].CLK
clk => D_pc_plus_one[22].CLK
clk => D_pc[0].CLK
clk => D_pc[1].CLK
clk => D_pc[2].CLK
clk => D_pc[3].CLK
clk => D_pc[4].CLK
clk => D_pc[5].CLK
clk => D_pc[6].CLK
clk => D_pc[7].CLK
clk => D_pc[8].CLK
clk => D_pc[9].CLK
clk => D_pc[10].CLK
clk => D_pc[11].CLK
clk => D_pc[12].CLK
clk => D_pc[13].CLK
clk => D_pc[14].CLK
clk => D_pc[15].CLK
clk => D_pc[16].CLK
clk => D_pc[17].CLK
clk => D_pc[18].CLK
clk => D_pc[19].CLK
clk => D_pc[20].CLK
clk => D_pc[21].CLK
clk => D_pc[22].CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => W_pcb[0].CLK
clk => W_pcb[1].CLK
clk => W_pcb[2].CLK
clk => W_pcb[3].CLK
clk => W_pcb[4].CLK
clk => W_pcb[5].CLK
clk => W_pcb[6].CLK
clk => W_pcb[7].CLK
clk => W_pcb[8].CLK
clk => W_pcb[9].CLK
clk => W_pcb[10].CLK
clk => W_pcb[11].CLK
clk => W_pcb[12].CLK
clk => W_pcb[13].CLK
clk => W_pcb[14].CLK
clk => W_pcb[15].CLK
clk => W_pcb[16].CLK
clk => W_pcb[17].CLK
clk => W_pcb[18].CLK
clk => W_pcb[19].CLK
clk => W_pcb[20].CLK
clk => W_pcb[21].CLK
clk => W_pcb[22].CLK
clk => W_pcb[23].CLK
clk => W_pcb[24].CLK
clk => A_pcb[0].CLK
clk => A_pcb[1].CLK
clk => A_pcb[2].CLK
clk => A_pcb[3].CLK
clk => A_pcb[4].CLK
clk => A_pcb[5].CLK
clk => A_pcb[6].CLK
clk => A_pcb[7].CLK
clk => A_pcb[8].CLK
clk => A_pcb[9].CLK
clk => A_pcb[10].CLK
clk => A_pcb[11].CLK
clk => A_pcb[12].CLK
clk => A_pcb[13].CLK
clk => A_pcb[14].CLK
clk => A_pcb[15].CLK
clk => A_pcb[16].CLK
clk => A_pcb[17].CLK
clk => A_pcb[18].CLK
clk => A_pcb[19].CLK
clk => A_pcb[20].CLK
clk => A_pcb[21].CLK
clk => A_pcb[22].CLK
clk => A_pcb[23].CLK
clk => A_pcb[24].CLK
clk => M_pcb[0].CLK
clk => M_pcb[1].CLK
clk => M_pcb[2].CLK
clk => M_pcb[3].CLK
clk => M_pcb[4].CLK
clk => M_pcb[5].CLK
clk => M_pcb[6].CLK
clk => M_pcb[7].CLK
clk => M_pcb[8].CLK
clk => M_pcb[9].CLK
clk => M_pcb[10].CLK
clk => M_pcb[11].CLK
clk => M_pcb[12].CLK
clk => M_pcb[13].CLK
clk => M_pcb[14].CLK
clk => M_pcb[15].CLK
clk => M_pcb[16].CLK
clk => M_pcb[17].CLK
clk => M_pcb[18].CLK
clk => M_pcb[19].CLK
clk => M_pcb[20].CLK
clk => M_pcb[21].CLK
clk => M_pcb[22].CLK
clk => M_pcb[23].CLK
clk => M_pcb[24].CLK
clk => E_pcb[0].CLK
clk => E_pcb[1].CLK
clk => E_pcb[2].CLK
clk => E_pcb[3].CLK
clk => E_pcb[4].CLK
clk => E_pcb[5].CLK
clk => E_pcb[6].CLK
clk => E_pcb[7].CLK
clk => E_pcb[8].CLK
clk => E_pcb[9].CLK
clk => E_pcb[10].CLK
clk => E_pcb[11].CLK
clk => E_pcb[12].CLK
clk => E_pcb[13].CLK
clk => E_pcb[14].CLK
clk => E_pcb[15].CLK
clk => E_pcb[16].CLK
clk => E_pcb[17].CLK
clk => E_pcb[18].CLK
clk => E_pcb[19].CLK
clk => E_pcb[20].CLK
clk => E_pcb[21].CLK
clk => E_pcb[22].CLK
clk => E_pcb[23].CLK
clk => E_pcb[24].CLK
clk => wait_for_one_post_bret_inst.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => hbreak_enabled.CLK
clk => M_control_reg_rddata[0].CLK
clk => M_control_reg_rddata[1].CLK
clk => M_control_reg_rddata[2].CLK
clk => M_control_reg_rddata[3].CLK
clk => M_control_reg_rddata[4].CLK
clk => M_control_reg_rddata[5].CLK
clk => M_control_reg_rddata[6].CLK
clk => M_control_reg_rddata[7].CLK
clk => M_control_reg_rddata[8].CLK
clk => M_control_reg_rddata[9].CLK
clk => M_control_reg_rddata[10].CLK
clk => M_control_reg_rddata[11].CLK
clk => M_control_reg_rddata[12].CLK
clk => M_control_reg_rddata[13].CLK
clk => M_control_reg_rddata[14].CLK
clk => M_control_reg_rddata[15].CLK
clk => M_control_reg_rddata[16].CLK
clk => M_control_reg_rddata[17].CLK
clk => M_control_reg_rddata[18].CLK
clk => M_control_reg_rddata[19].CLK
clk => M_control_reg_rddata[20].CLK
clk => M_control_reg_rddata[21].CLK
clk => M_control_reg_rddata[22].CLK
clk => M_control_reg_rddata[23].CLK
clk => M_control_reg_rddata[24].CLK
clk => M_control_reg_rddata[25].CLK
clk => M_control_reg_rddata[26].CLK
clk => M_control_reg_rddata[27].CLK
clk => M_control_reg_rddata[28].CLK
clk => M_control_reg_rddata[29].CLK
clk => M_control_reg_rddata[30].CLK
clk => M_control_reg_rddata[31].CLK
clk => E_control_reg_rddata[0].CLK
clk => E_control_reg_rddata[1].CLK
clk => E_control_reg_rddata[2].CLK
clk => E_control_reg_rddata[3].CLK
clk => E_control_reg_rddata[4].CLK
clk => E_control_reg_rddata[5].CLK
clk => E_control_reg_rddata[6].CLK
clk => E_control_reg_rddata[7].CLK
clk => E_control_reg_rddata[8].CLK
clk => E_control_reg_rddata[9].CLK
clk => E_control_reg_rddata[10].CLK
clk => E_control_reg_rddata[11].CLK
clk => E_control_reg_rddata[12].CLK
clk => E_control_reg_rddata[13].CLK
clk => E_control_reg_rddata[14].CLK
clk => E_control_reg_rddata[15].CLK
clk => E_control_reg_rddata[16].CLK
clk => E_control_reg_rddata[17].CLK
clk => E_control_reg_rddata[18].CLK
clk => E_control_reg_rddata[19].CLK
clk => E_control_reg_rddata[20].CLK
clk => E_control_reg_rddata[21].CLK
clk => E_control_reg_rddata[22].CLK
clk => E_control_reg_rddata[23].CLK
clk => E_control_reg_rddata[24].CLK
clk => E_control_reg_rddata[25].CLK
clk => E_control_reg_rddata[26].CLK
clk => E_control_reg_rddata[27].CLK
clk => E_control_reg_rddata[28].CLK
clk => E_control_reg_rddata[29].CLK
clk => E_control_reg_rddata[30].CLK
clk => E_control_reg_rddata[31].CLK
clk => A_ipending_reg_irq2.CLK
clk => A_ipending_reg_irq1.CLK
clk => A_ipending_reg_irq0.CLK
clk => A_ienable_reg_irq2.CLK
clk => A_ienable_reg_irq1.CLK
clk => A_ienable_reg_irq0.CLK
clk => A_bstatus_reg_pie.CLK
clk => A_estatus_reg_pie.CLK
clk => A_status_reg_pie.CLK
clk => A_data_ram_ld_align_sign_bit.CLK
clk => M_data_ram_ld_align_sign_bit_16_hi.CLK
clk => d_readdatavalid_d1.CLK
clk => internal_d_read.CLK
clk => internal_d_write.CLK
clk => d_readdata_d1[0].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[31].CLK
clk => A_dc_wr_data_cnt[0].CLK
clk => A_dc_wr_data_cnt[1].CLK
clk => A_dc_wr_data_cnt[2].CLK
clk => A_dc_wr_data_cnt[3].CLK
clk => A_dc_rd_data_cnt[0].CLK
clk => A_dc_rd_data_cnt[1].CLK
clk => A_dc_rd_data_cnt[2].CLK
clk => A_dc_rd_data_cnt[3].CLK
clk => A_mem_stall.CLK
clk => internal_d_writedata[0].CLK
clk => internal_d_writedata[1].CLK
clk => internal_d_writedata[2].CLK
clk => internal_d_writedata[3].CLK
clk => internal_d_writedata[4].CLK
clk => internal_d_writedata[5].CLK
clk => internal_d_writedata[6].CLK
clk => internal_d_writedata[7].CLK
clk => internal_d_writedata[8].CLK
clk => internal_d_writedata[9].CLK
clk => internal_d_writedata[10].CLK
clk => internal_d_writedata[11].CLK
clk => internal_d_writedata[12].CLK
clk => internal_d_writedata[13].CLK
clk => internal_d_writedata[14].CLK
clk => internal_d_writedata[15].CLK
clk => internal_d_writedata[16].CLK
clk => internal_d_writedata[17].CLK
clk => internal_d_writedata[18].CLK
clk => internal_d_writedata[19].CLK
clk => internal_d_writedata[20].CLK
clk => internal_d_writedata[21].CLK
clk => internal_d_writedata[22].CLK
clk => internal_d_writedata[23].CLK
clk => internal_d_writedata[24].CLK
clk => internal_d_writedata[25].CLK
clk => internal_d_writedata[26].CLK
clk => internal_d_writedata[27].CLK
clk => internal_d_writedata[28].CLK
clk => internal_d_writedata[29].CLK
clk => internal_d_writedata[30].CLK
clk => internal_d_writedata[31].CLK
clk => internal_d_byteenable[0].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[3].CLK
clk => d_address_byte_field[0].CLK
clk => d_address_byte_field[1].CLK
clk => d_address_offset_field[0].CLK
clk => d_address_offset_field[1].CLK
clk => d_address_offset_field[2].CLK
clk => d_address_line_field[0].CLK
clk => d_address_line_field[1].CLK
clk => d_address_line_field[2].CLK
clk => d_address_line_field[3].CLK
clk => d_address_line_field[4].CLK
clk => d_address_line_field[5].CLK
clk => d_address_tag_field[0].CLK
clk => d_address_tag_field[1].CLK
clk => d_address_tag_field[2].CLK
clk => d_address_tag_field[3].CLK
clk => d_address_tag_field[4].CLK
clk => d_address_tag_field[5].CLK
clk => d_address_tag_field[6].CLK
clk => d_address_tag_field[7].CLK
clk => d_address_tag_field[8].CLK
clk => d_address_tag_field[9].CLK
clk => d_address_tag_field[10].CLK
clk => d_address_tag_field[11].CLK
clk => d_address_tag_field[12].CLK
clk => d_address_tag_field[13].CLK
clk => A_dc_rd_addr_cnt[0].CLK
clk => A_dc_rd_addr_cnt[1].CLK
clk => A_dc_rd_addr_cnt[2].CLK
clk => A_dc_rd_addr_cnt[3].CLK
clk => A_en_d1.CLK
clk => A_st_bypass_transfer_done_d1.CLK
clk => A_st_bypass_delayed_started.CLK
clk => A_ld_bypass_delayed_started.CLK
clk => A_st_bypass_delayed.CLK
clk => A_ld_bypass_delayed.CLK
clk => A_dc_dcache_management_done.CLK
clk => A_dc_wb_rd_data_first.CLK
clk => A_dc_wb_wr_active.CLK
clk => A_dc_wb_rd_data_starting.CLK
clk => A_dc_wb_rd_addr_offset[0].CLK
clk => A_dc_wb_rd_addr_offset[1].CLK
clk => A_dc_wb_rd_addr_offset[2].CLK
clk => A_dc_wb_rd_addr_starting.CLK
clk => A_dc_wb_line[0].CLK
clk => A_dc_wb_line[1].CLK
clk => A_dc_wb_line[2].CLK
clk => A_dc_wb_line[3].CLK
clk => A_dc_wb_line[4].CLK
clk => A_dc_wb_line[5].CLK
clk => A_dc_wb_tag[0].CLK
clk => A_dc_wb_tag[1].CLK
clk => A_dc_wb_tag[2].CLK
clk => A_dc_wb_tag[3].CLK
clk => A_dc_wb_tag[4].CLK
clk => A_dc_wb_tag[5].CLK
clk => A_dc_wb_tag[6].CLK
clk => A_dc_wb_tag[7].CLK
clk => A_dc_wb_tag[8].CLK
clk => A_dc_wb_tag[9].CLK
clk => A_dc_wb_tag[10].CLK
clk => A_dc_wb_tag[11].CLK
clk => A_dc_wb_tag[12].CLK
clk => A_dc_wb_tag[13].CLK
clk => A_dc_xfer_wr_offset[0].CLK
clk => A_dc_xfer_wr_offset[1].CLK
clk => A_dc_xfer_wr_offset[2].CLK
clk => A_dc_xfer_wr_data[0].CLK
clk => A_dc_xfer_wr_data[1].CLK
clk => A_dc_xfer_wr_data[2].CLK
clk => A_dc_xfer_wr_data[3].CLK
clk => A_dc_xfer_wr_data[4].CLK
clk => A_dc_xfer_wr_data[5].CLK
clk => A_dc_xfer_wr_data[6].CLK
clk => A_dc_xfer_wr_data[7].CLK
clk => A_dc_xfer_wr_data[8].CLK
clk => A_dc_xfer_wr_data[9].CLK
clk => A_dc_xfer_wr_data[10].CLK
clk => A_dc_xfer_wr_data[11].CLK
clk => A_dc_xfer_wr_data[12].CLK
clk => A_dc_xfer_wr_data[13].CLK
clk => A_dc_xfer_wr_data[14].CLK
clk => A_dc_xfer_wr_data[15].CLK
clk => A_dc_xfer_wr_data[16].CLK
clk => A_dc_xfer_wr_data[17].CLK
clk => A_dc_xfer_wr_data[18].CLK
clk => A_dc_xfer_wr_data[19].CLK
clk => A_dc_xfer_wr_data[20].CLK
clk => A_dc_xfer_wr_data[21].CLK
clk => A_dc_xfer_wr_data[22].CLK
clk => A_dc_xfer_wr_data[23].CLK
clk => A_dc_xfer_wr_data[24].CLK
clk => A_dc_xfer_wr_data[25].CLK
clk => A_dc_xfer_wr_data[26].CLK
clk => A_dc_xfer_wr_data[27].CLK
clk => A_dc_xfer_wr_data[28].CLK
clk => A_dc_xfer_wr_data[29].CLK
clk => A_dc_xfer_wr_data[30].CLK
clk => A_dc_xfer_wr_data[31].CLK
clk => A_dc_xfer_wr_active.CLK
clk => A_dc_xfer_wr_starting.CLK
clk => A_dc_xfer_rd_data_offset[0].CLK
clk => A_dc_xfer_rd_data_offset[1].CLK
clk => A_dc_xfer_rd_data_offset[2].CLK
clk => A_dc_xfer_rd_data_offset_match.CLK
clk => A_dc_xfer_rd_data_active.CLK
clk => A_dc_xfer_rd_data_starting.CLK
clk => A_dc_xfer_rd_addr_offset[0].CLK
clk => A_dc_xfer_rd_addr_offset[1].CLK
clk => A_dc_xfer_rd_addr_offset[2].CLK
clk => A_dc_xfer_rd_addr_done.CLK
clk => A_dc_xfer_rd_addr_active.CLK
clk => A_dc_xfer_rd_addr_has_started.CLK
clk => A_dc_dirty.CLK
clk => A_dc_wb_active.CLK
clk => A_dc_rd_last_transfer_d1.CLK
clk => A_dc_fill_need_extra_stall.CLK
clk => M_A_dc_line_match_d1.CLK
clk => M_valid_mem_d1.CLK
clk => A_dc_fill_starting_d1.CLK
clk => A_dc_fill_dp_offset[0].CLK
clk => A_dc_fill_dp_offset[1].CLK
clk => A_dc_fill_dp_offset[2].CLK
clk => A_dc_fill_active.CLK
clk => A_dc_fill_has_started.CLK
clk => A_dc_want_fill.CLK
clk => A_dc_potential_hazard_after_st.CLK
clk => A_dc_valid_st_bypass_hit.CLK
clk => A_dc_valid_st_cache_hit.CLK
clk => A_dc_hit.CLK
clk => A_dc_actual_tag[0].CLK
clk => A_dc_actual_tag[1].CLK
clk => A_dc_actual_tag[2].CLK
clk => A_dc_actual_tag[3].CLK
clk => A_dc_actual_tag[4].CLK
clk => A_dc_actual_tag[5].CLK
clk => A_dc_actual_tag[6].CLK
clk => A_dc_actual_tag[7].CLK
clk => A_dc_actual_tag[8].CLK
clk => A_dc_actual_tag[9].CLK
clk => A_dc_actual_tag[10].CLK
clk => A_dc_actual_tag[11].CLK
clk => A_dc_actual_tag[12].CLK
clk => A_dc_actual_tag[13].CLK
clk => A_dc_rd_data[0].CLK
clk => A_dc_rd_data[1].CLK
clk => A_dc_rd_data[2].CLK
clk => A_dc_rd_data[3].CLK
clk => A_dc_rd_data[4].CLK
clk => A_dc_rd_data[5].CLK
clk => A_dc_rd_data[6].CLK
clk => A_dc_rd_data[7].CLK
clk => A_dc_rd_data[8].CLK
clk => A_dc_rd_data[9].CLK
clk => A_dc_rd_data[10].CLK
clk => A_dc_rd_data[11].CLK
clk => A_dc_rd_data[12].CLK
clk => A_dc_rd_data[13].CLK
clk => A_dc_rd_data[14].CLK
clk => A_dc_rd_data[15].CLK
clk => A_dc_rd_data[16].CLK
clk => A_dc_rd_data[17].CLK
clk => A_dc_rd_data[18].CLK
clk => A_dc_rd_data[19].CLK
clk => A_dc_rd_data[20].CLK
clk => A_dc_rd_data[21].CLK
clk => A_dc_rd_data[22].CLK
clk => A_dc_rd_data[23].CLK
clk => A_dc_rd_data[24].CLK
clk => A_dc_rd_data[25].CLK
clk => A_dc_rd_data[26].CLK
clk => A_dc_rd_data[27].CLK
clk => A_dc_rd_data[28].CLK
clk => A_dc_rd_data[29].CLK
clk => A_dc_rd_data[30].CLK
clk => A_dc_rd_data[31].CLK
clk => A_div_do_sub.CLK
clk => A_div_norm_cnt[0].CLK
clk => A_div_norm_cnt[1].CLK
clk => A_div_norm_cnt[2].CLK
clk => A_div_norm_cnt[3].CLK
clk => A_div_norm_cnt[4].CLK
clk => A_div_norm_cnt[5].CLK
clk => A_div_den_is_normalized_sticky.CLK
clk => A_div_quot_ready.CLK
clk => A_div_last_quotient_bit.CLK
clk => A_div_quot_bit.CLK
clk => A_div_accumulate_quotient_bits.CLK
clk => A_div_quot[0].CLK
clk => A_div_quot[1].CLK
clk => A_div_quot[2].CLK
clk => A_div_quot[3].CLK
clk => A_div_quot[4].CLK
clk => A_div_quot[5].CLK
clk => A_div_quot[6].CLK
clk => A_div_quot[7].CLK
clk => A_div_quot[8].CLK
clk => A_div_quot[9].CLK
clk => A_div_quot[10].CLK
clk => A_div_quot[11].CLK
clk => A_div_quot[12].CLK
clk => A_div_quot[13].CLK
clk => A_div_quot[14].CLK
clk => A_div_quot[15].CLK
clk => A_div_quot[16].CLK
clk => A_div_quot[17].CLK
clk => A_div_quot[18].CLK
clk => A_div_quot[19].CLK
clk => A_div_quot[20].CLK
clk => A_div_quot[21].CLK
clk => A_div_quot[22].CLK
clk => A_div_quot[23].CLK
clk => A_div_quot[24].CLK
clk => A_div_quot[25].CLK
clk => A_div_quot[26].CLK
clk => A_div_quot[27].CLK
clk => A_div_quot[28].CLK
clk => A_div_quot[29].CLK
clk => A_div_quot[30].CLK
clk => A_div_quot[31].CLK
clk => A_div_rem[0].CLK
clk => A_div_rem[1].CLK
clk => A_div_rem[2].CLK
clk => A_div_rem[3].CLK
clk => A_div_rem[4].CLK
clk => A_div_rem[5].CLK
clk => A_div_rem[6].CLK
clk => A_div_rem[7].CLK
clk => A_div_rem[8].CLK
clk => A_div_rem[9].CLK
clk => A_div_rem[10].CLK
clk => A_div_rem[11].CLK
clk => A_div_rem[12].CLK
clk => A_div_rem[13].CLK
clk => A_div_rem[14].CLK
clk => A_div_rem[15].CLK
clk => A_div_rem[16].CLK
clk => A_div_rem[17].CLK
clk => A_div_rem[18].CLK
clk => A_div_rem[19].CLK
clk => A_div_rem[20].CLK
clk => A_div_rem[21].CLK
clk => A_div_rem[22].CLK
clk => A_div_rem[23].CLK
clk => A_div_rem[24].CLK
clk => A_div_rem[25].CLK
clk => A_div_rem[26].CLK
clk => A_div_rem[27].CLK
clk => A_div_rem[28].CLK
clk => A_div_rem[29].CLK
clk => A_div_rem[30].CLK
clk => A_div_rem[31].CLK
clk => A_div_rem[32].CLK
clk => A_div_den[0].CLK
clk => A_div_den[1].CLK
clk => A_div_den[2].CLK
clk => A_div_den[3].CLK
clk => A_div_den[4].CLK
clk => A_div_den[5].CLK
clk => A_div_den[6].CLK
clk => A_div_den[7].CLK
clk => A_div_den[8].CLK
clk => A_div_den[9].CLK
clk => A_div_den[10].CLK
clk => A_div_den[11].CLK
clk => A_div_den[12].CLK
clk => A_div_den[13].CLK
clk => A_div_den[14].CLK
clk => A_div_den[15].CLK
clk => A_div_den[16].CLK
clk => A_div_den[17].CLK
clk => A_div_den[18].CLK
clk => A_div_den[19].CLK
clk => A_div_den[20].CLK
clk => A_div_den[21].CLK
clk => A_div_den[22].CLK
clk => A_div_den[23].CLK
clk => A_div_den[24].CLK
clk => A_div_den[25].CLK
clk => A_div_den[26].CLK
clk => A_div_den[27].CLK
clk => A_div_den[28].CLK
clk => A_div_den[29].CLK
clk => A_div_den[30].CLK
clk => A_div_den[31].CLK
clk => M_div_src2[0].CLK
clk => M_div_src2[1].CLK
clk => M_div_src2[2].CLK
clk => M_div_src2[3].CLK
clk => M_div_src2[4].CLK
clk => M_div_src2[5].CLK
clk => M_div_src2[6].CLK
clk => M_div_src2[7].CLK
clk => M_div_src2[8].CLK
clk => M_div_src2[9].CLK
clk => M_div_src2[10].CLK
clk => M_div_src2[11].CLK
clk => M_div_src2[12].CLK
clk => M_div_src2[13].CLK
clk => M_div_src2[14].CLK
clk => M_div_src2[15].CLK
clk => M_div_src2[16].CLK
clk => M_div_src2[17].CLK
clk => M_div_src2[18].CLK
clk => M_div_src2[19].CLK
clk => M_div_src2[20].CLK
clk => M_div_src2[21].CLK
clk => M_div_src2[22].CLK
clk => M_div_src2[23].CLK
clk => M_div_src2[24].CLK
clk => M_div_src2[25].CLK
clk => M_div_src2[26].CLK
clk => M_div_src2[27].CLK
clk => M_div_src2[28].CLK
clk => M_div_src2[29].CLK
clk => M_div_src2[30].CLK
clk => M_div_src2[31].CLK
clk => M_div_src1[0].CLK
clk => M_div_src1[1].CLK
clk => M_div_src1[2].CLK
clk => M_div_src1[3].CLK
clk => M_div_src1[4].CLK
clk => M_div_src1[5].CLK
clk => M_div_src1[6].CLK
clk => M_div_src1[7].CLK
clk => M_div_src1[8].CLK
clk => M_div_src1[9].CLK
clk => M_div_src1[10].CLK
clk => M_div_src1[11].CLK
clk => M_div_src1[12].CLK
clk => M_div_src1[13].CLK
clk => M_div_src1[14].CLK
clk => M_div_src1[15].CLK
clk => M_div_src1[16].CLK
clk => M_div_src1[17].CLK
clk => M_div_src1[18].CLK
clk => M_div_src1[19].CLK
clk => M_div_src1[20].CLK
clk => M_div_src1[21].CLK
clk => M_div_src1[22].CLK
clk => M_div_src1[23].CLK
clk => M_div_src1[24].CLK
clk => M_div_src1[25].CLK
clk => M_div_src1[26].CLK
clk => M_div_src1[27].CLK
clk => M_div_src1[28].CLK
clk => M_div_src1[29].CLK
clk => M_div_src1[30].CLK
clk => M_div_src1[31].CLK
clk => A_div_negate_result.CLK
clk => M_div_negate_result.CLK
clk => A_shift_rot_result[24].CLK
clk => A_shift_rot_result[25].CLK
clk => A_shift_rot_result[26].CLK
clk => A_shift_rot_result[27].CLK
clk => A_shift_rot_result[28].CLK
clk => A_shift_rot_result[29].CLK
clk => A_shift_rot_result[30].CLK
clk => A_shift_rot_result[31].CLK
clk => A_shift_rot_result[16].CLK
clk => A_shift_rot_result[17].CLK
clk => A_shift_rot_result[18].CLK
clk => A_shift_rot_result[19].CLK
clk => A_shift_rot_result[20].CLK
clk => A_shift_rot_result[21].CLK
clk => A_shift_rot_result[22].CLK
clk => A_shift_rot_result[23].CLK
clk => A_shift_rot_result[8].CLK
clk => A_shift_rot_result[9].CLK
clk => A_shift_rot_result[10].CLK
clk => A_shift_rot_result[11].CLK
clk => A_shift_rot_result[12].CLK
clk => A_shift_rot_result[13].CLK
clk => A_shift_rot_result[14].CLK
clk => A_shift_rot_result[15].CLK
clk => A_shift_rot_result[0].CLK
clk => A_shift_rot_result[1].CLK
clk => A_shift_rot_result[2].CLK
clk => A_shift_rot_result[3].CLK
clk => A_shift_rot_result[4].CLK
clk => A_shift_rot_result[5].CLK
clk => A_shift_rot_result[6].CLK
clk => A_shift_rot_result[7].CLK
clk => A_rot[0].CLK
clk => A_rot[1].CLK
clk => A_rot[2].CLK
clk => A_rot[3].CLK
clk => A_rot[4].CLK
clk => A_rot[5].CLK
clk => A_rot[6].CLK
clk => A_rot[7].CLK
clk => A_rot[8].CLK
clk => A_rot[9].CLK
clk => A_rot[10].CLK
clk => A_rot[11].CLK
clk => A_rot[12].CLK
clk => A_rot[13].CLK
clk => A_rot[14].CLK
clk => A_rot[15].CLK
clk => A_rot[16].CLK
clk => A_rot[17].CLK
clk => A_rot[18].CLK
clk => A_rot[19].CLK
clk => A_rot[20].CLK
clk => A_rot[21].CLK
clk => A_rot[22].CLK
clk => A_rot[23].CLK
clk => A_rot[24].CLK
clk => A_rot[25].CLK
clk => A_rot[26].CLK
clk => A_rot[27].CLK
clk => A_rot[28].CLK
clk => A_rot[29].CLK
clk => A_rot[30].CLK
clk => A_rot[31].CLK
clk => M_rot_rn[2].CLK
clk => M_rot_rn[3].CLK
clk => M_rot_rn[4].CLK
clk => M_rot_step1[0].CLK
clk => M_rot_step1[1].CLK
clk => M_rot_step1[2].CLK
clk => M_rot_step1[3].CLK
clk => M_rot_step1[4].CLK
clk => M_rot_step1[5].CLK
clk => M_rot_step1[6].CLK
clk => M_rot_step1[7].CLK
clk => M_rot_step1[8].CLK
clk => M_rot_step1[9].CLK
clk => M_rot_step1[10].CLK
clk => M_rot_step1[11].CLK
clk => M_rot_step1[12].CLK
clk => M_rot_step1[13].CLK
clk => M_rot_step1[14].CLK
clk => M_rot_step1[15].CLK
clk => M_rot_step1[16].CLK
clk => M_rot_step1[17].CLK
clk => M_rot_step1[18].CLK
clk => M_rot_step1[19].CLK
clk => M_rot_step1[20].CLK
clk => M_rot_step1[21].CLK
clk => M_rot_step1[22].CLK
clk => M_rot_step1[23].CLK
clk => M_rot_step1[24].CLK
clk => M_rot_step1[25].CLK
clk => M_rot_step1[26].CLK
clk => M_rot_step1[27].CLK
clk => M_rot_step1[28].CLK
clk => M_rot_step1[29].CLK
clk => M_rot_step1[30].CLK
clk => M_rot_step1[31].CLK
clk => A_rot_sel_fill3.CLK
clk => A_rot_sel_fill2.CLK
clk => A_rot_sel_fill1.CLK
clk => A_rot_sel_fill0.CLK
clk => A_rot_pass3.CLK
clk => A_rot_pass2.CLK
clk => A_rot_pass1.CLK
clk => A_rot_pass0.CLK
clk => A_rot_mask[0].CLK
clk => A_rot_mask[1].CLK
clk => A_rot_mask[2].CLK
clk => A_rot_mask[3].CLK
clk => A_rot_mask[4].CLK
clk => A_rot_mask[5].CLK
clk => A_rot_mask[6].CLK
clk => A_rot_mask[7].CLK
clk => A_rot_fill_bit.CLK
clk => M_rot_sel_fill3.CLK
clk => M_rot_sel_fill2.CLK
clk => M_rot_sel_fill1.CLK
clk => M_rot_sel_fill0.CLK
clk => M_rot_pass3.CLK
clk => M_rot_pass2.CLK
clk => M_rot_pass1.CLK
clk => M_rot_pass0.CLK
clk => M_rot_mask[0].CLK
clk => M_rot_mask[1].CLK
clk => M_rot_mask[2].CLK
clk => M_rot_mask[3].CLK
clk => M_rot_mask[4].CLK
clk => M_rot_mask[5].CLK
clk => M_rot_mask[6].CLK
clk => M_rot_mask[7].CLK
clk => M_rot_fill_bit.CLK
clk => A_shift_rot_stall.CLK
clk => A_shift_rot_cnt.CLK
clk => M_br_cond_taken_history[0].CLK
clk => M_br_cond_taken_history[1].CLK
clk => M_br_cond_taken_history[2].CLK
clk => M_br_cond_taken_history[3].CLK
clk => M_br_cond_taken_history[4].CLK
clk => M_br_cond_taken_history[5].CLK
clk => M_br_cond_taken_history[6].CLK
clk => M_br_cond_taken_history[7].CLK
clk => M_br_mispredict.CLK
clk => M_bht_ptr_unfiltered[0].CLK
clk => M_bht_ptr_unfiltered[1].CLK
clk => M_bht_ptr_unfiltered[2].CLK
clk => M_bht_ptr_unfiltered[3].CLK
clk => M_bht_ptr_unfiltered[4].CLK
clk => M_bht_ptr_unfiltered[5].CLK
clk => M_bht_ptr_unfiltered[6].CLK
clk => M_bht_ptr_unfiltered[7].CLK
clk => M_bht_data[0].CLK
clk => M_bht_data[1].CLK
clk => E_bht_ptr[0].CLK
clk => E_bht_ptr[1].CLK
clk => E_bht_ptr[2].CLK
clk => E_bht_ptr[3].CLK
clk => E_bht_ptr[4].CLK
clk => E_bht_ptr[5].CLK
clk => E_bht_ptr[6].CLK
clk => E_bht_ptr[7].CLK
clk => E_bht_data[0].CLK
clk => E_bht_data[1].CLK
clk => D_bht_ptr[0].CLK
clk => D_bht_ptr[1].CLK
clk => D_bht_ptr[2].CLK
clk => D_bht_ptr[3].CLK
clk => D_bht_ptr[4].CLK
clk => D_bht_ptr[5].CLK
clk => D_bht_ptr[6].CLK
clk => D_bht_ptr[7].CLK
clk => F_bht_ptr[0].CLK
clk => F_bht_ptr[1].CLK
clk => F_bht_ptr[2].CLK
clk => F_bht_ptr[3].CLK
clk => F_bht_ptr[4].CLK
clk => F_bht_ptr[5].CLK
clk => F_bht_ptr[6].CLK
clk => F_bht_ptr[7].CLK
clk => D_bht_data[0].CLK
clk => D_bht_data[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[31].CLK
clk => internal_i_read.CLK
clk => i_readdatavalid_d1.CLK
clk => ic_fill_dp_offset[0].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_tag[7].CLK
clk => ic_fill_tag[8].CLK
clk => ic_fill_tag[9].CLK
clk => ic_fill_tag[10].CLK
clk => ic_fill_tag[11].CLK
clk => ic_fill_tag[12].CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_active.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => D_ic_fill_starting_d1.CLK
clk => ic_fill_ap_cnt[0].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_tag_clr_valid_bits.CLK
clk => clr_break_line.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => F_pc[16].CLK
clk => F_pc[17].CLK
clk => F_pc[18].CLK
clk => F_pc[19].CLK
clk => F_pc[20].CLK
clk => F_pc[21].CLK
clk => F_pc[22].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_kill.CLK
clk => D_issue.CLK
clk => D_iw_valid.CLK
clk => cpu_0_ic_data_module:cpu_0_ic_data.clock
clk => cpu_0_ic_tag_module:cpu_0_ic_tag.clock
clk => cpu_0_bht_module:cpu_0_bht.clock
clk => cpu_0_register_bank_a_module:cpu_0_register_bank_a.clock
clk => cpu_0_register_bank_b_module:cpu_0_register_bank_b.clock
clk => cpu_0_dc_tag_module:cpu_0_dc_tag.clock
clk => cpu_0_dc_data_module:cpu_0_dc_data.clock
clk => cpu_0_dc_victim_module:cpu_0_dc_victim.clock
clk => cpu_0_mult_cell:the_cpu_0_mult_cell.clk
clk => cpu_0_nios2_oci:the_cpu_0_nios2_oci.clk
clk => Mn_rot_step2[0].CLK
clk => Mn_rot_step2[1].CLK
clk => Mn_rot_step2[2].CLK
clk => Mn_rot_step2[3].CLK
clk => Mn_rot_step2[4].CLK
clk => Mn_rot_step2[5].CLK
clk => Mn_rot_step2[6].CLK
clk => Mn_rot_step2[7].CLK
clk => Mn_rot_step2[8].CLK
clk => Mn_rot_step2[9].CLK
clk => Mn_rot_step2[10].CLK
clk => Mn_rot_step2[11].CLK
clk => Mn_rot_step2[12].CLK
clk => Mn_rot_step2[13].CLK
clk => Mn_rot_step2[14].CLK
clk => Mn_rot_step2[15].CLK
clk => Mn_rot_step2[16].CLK
clk => Mn_rot_step2[17].CLK
clk => Mn_rot_step2[18].CLK
clk => Mn_rot_step2[19].CLK
clk => Mn_rot_step2[20].CLK
clk => Mn_rot_step2[21].CLK
clk => Mn_rot_step2[22].CLK
clk => Mn_rot_step2[23].CLK
clk => Mn_rot_step2[24].CLK
clk => Mn_rot_step2[25].CLK
clk => Mn_rot_step2[26].CLK
clk => Mn_rot_step2[27].CLK
clk => Mn_rot_step2[28].CLK
clk => Mn_rot_step2[29].CLK
clk => Mn_rot_step2[30].CLK
clk => Mn_rot_step2[31].CLK
d_irq[0] => A_ipending_reg_irq0_nxt.IN1
d_irq[1] => A_ipending_reg_irq1_nxt.IN1
d_irq[2] => A_ipending_reg_irq2_nxt.IN1
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => av_addr_accepted.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => av_rd_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => cpu_0_test_bench:the_cpu_0_test_bench.i_readdatavalid
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_0_nios2_oci:the_cpu_0_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[3]
jtag_debug_module_debugaccess => cpu_0_nios2_oci:the_cpu_0_nios2_oci.debugaccess
jtag_debug_module_select => cpu_0_nios2_oci:the_cpu_0_nios2_oci.chipselect
jtag_debug_module_write => cpu_0_nios2_oci:the_cpu_0_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[31]
reset_n => cpu_0_test_bench:the_cpu_0_test_bench.reset_n
reset_n => cpu_0_mult_cell:the_cpu_0_mult_cell.reset_n
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset_n
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => A_estatus_reg_pie.ACLR
reset_n => A_ipending_reg_irq2.ACLR
reset_n => A_ipending_reg_irq1.ACLR
reset_n => A_ipending_reg_irq0.ACLR
reset_n => A_status_reg_pie.ACLR
reset_n => d_address_tag_field[0].ACLR
reset_n => d_address_tag_field[1].ACLR
reset_n => d_address_tag_field[2].ACLR
reset_n => d_address_tag_field[3].ACLR
reset_n => d_address_tag_field[4].ACLR
reset_n => d_address_tag_field[5].ACLR
reset_n => d_address_tag_field[6].ACLR
reset_n => d_address_tag_field[7].ACLR
reset_n => d_address_tag_field[8].ACLR
reset_n => d_address_tag_field[9].ACLR
reset_n => d_address_tag_field[10].ACLR
reset_n => d_address_tag_field[11].ACLR
reset_n => d_address_tag_field[12].ACLR
reset_n => d_address_tag_field[13].ACLR
reset_n => d_address_line_field[0].ACLR
reset_n => d_address_line_field[1].ACLR
reset_n => d_address_line_field[2].ACLR
reset_n => d_address_line_field[3].ACLR
reset_n => d_address_line_field[4].ACLR
reset_n => d_address_line_field[5].ACLR
reset_n => d_address_offset_field[0].ACLR
reset_n => d_address_offset_field[1].ACLR
reset_n => d_address_offset_field[2].ACLR
reset_n => d_address_byte_field[0].ACLR
reset_n => d_address_byte_field[1].ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_write.ACLR
reset_n => internal_d_writedata[0].ACLR
reset_n => internal_d_writedata[1].ACLR
reset_n => internal_d_writedata[2].ACLR
reset_n => internal_d_writedata[3].ACLR
reset_n => internal_d_writedata[4].ACLR
reset_n => internal_d_writedata[5].ACLR
reset_n => internal_d_writedata[6].ACLR
reset_n => internal_d_writedata[7].ACLR
reset_n => internal_d_writedata[8].ACLR
reset_n => internal_d_writedata[9].ACLR
reset_n => internal_d_writedata[10].ACLR
reset_n => internal_d_writedata[11].ACLR
reset_n => internal_d_writedata[12].ACLR
reset_n => internal_d_writedata[13].ACLR
reset_n => internal_d_writedata[14].ACLR
reset_n => internal_d_writedata[15].ACLR
reset_n => internal_d_writedata[16].ACLR
reset_n => internal_d_writedata[17].ACLR
reset_n => internal_d_writedata[18].ACLR
reset_n => internal_d_writedata[19].ACLR
reset_n => internal_d_writedata[20].ACLR
reset_n => internal_d_writedata[21].ACLR
reset_n => internal_d_writedata[22].ACLR
reset_n => internal_d_writedata[23].ACLR
reset_n => internal_d_writedata[24].ACLR
reset_n => internal_d_writedata[25].ACLR
reset_n => internal_d_writedata[26].ACLR
reset_n => internal_d_writedata[27].ACLR
reset_n => internal_d_writedata[28].ACLR
reset_n => internal_d_writedata[29].ACLR
reset_n => internal_d_writedata[30].ACLR
reset_n => internal_d_writedata[31].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => ic_fill_tag[7].ACLR
reset_n => ic_fill_tag[8].ACLR
reset_n => ic_fill_tag[9].ACLR
reset_n => ic_fill_tag[10].ACLR
reset_n => ic_fill_tag[11].ACLR
reset_n => ic_fill_tag[12].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => internal_i_read.ACLR
reset_n => D_iw_valid.ACLR
reset_n => D_issue.ACLR
reset_n => D_kill.ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].ACLR
reset_n => F_pc[22].ACLR
reset_n => clr_break_line.PRESET
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => ic_fill_active.ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => D_bht_data[0].ACLR
reset_n => D_bht_data[1].ACLR
reset_n => F_bht_ptr[0].ACLR
reset_n => F_bht_ptr[1].ACLR
reset_n => F_bht_ptr[2].ACLR
reset_n => F_bht_ptr[3].ACLR
reset_n => F_bht_ptr[4].ACLR
reset_n => F_bht_ptr[5].ACLR
reset_n => F_bht_ptr[6].ACLR
reset_n => F_bht_ptr[7].ACLR
reset_n => D_bht_ptr[0].ACLR
reset_n => D_bht_ptr[1].ACLR
reset_n => D_bht_ptr[2].ACLR
reset_n => D_bht_ptr[3].ACLR
reset_n => D_bht_ptr[4].ACLR
reset_n => D_bht_ptr[5].ACLR
reset_n => D_bht_ptr[6].ACLR
reset_n => D_bht_ptr[7].ACLR
reset_n => E_bht_data[0].ACLR
reset_n => E_bht_data[1].ACLR
reset_n => E_bht_ptr[0].ACLR
reset_n => E_bht_ptr[1].ACLR
reset_n => E_bht_ptr[2].ACLR
reset_n => E_bht_ptr[3].ACLR
reset_n => E_bht_ptr[4].ACLR
reset_n => E_bht_ptr[5].ACLR
reset_n => E_bht_ptr[6].ACLR
reset_n => E_bht_ptr[7].ACLR
reset_n => M_bht_data[0].ACLR
reset_n => M_bht_data[1].ACLR
reset_n => M_bht_ptr_unfiltered[0].ACLR
reset_n => M_bht_ptr_unfiltered[1].ACLR
reset_n => M_bht_ptr_unfiltered[2].ACLR
reset_n => M_bht_ptr_unfiltered[3].ACLR
reset_n => M_bht_ptr_unfiltered[4].ACLR
reset_n => M_bht_ptr_unfiltered[5].ACLR
reset_n => M_bht_ptr_unfiltered[6].ACLR
reset_n => M_bht_ptr_unfiltered[7].ACLR
reset_n => M_br_mispredict.ACLR
reset_n => M_br_cond_taken_history[0].ACLR
reset_n => M_br_cond_taken_history[1].ACLR
reset_n => M_br_cond_taken_history[2].ACLR
reset_n => M_br_cond_taken_history[3].ACLR
reset_n => M_br_cond_taken_history[4].ACLR
reset_n => M_br_cond_taken_history[5].ACLR
reset_n => M_br_cond_taken_history[6].ACLR
reset_n => M_br_cond_taken_history[7].ACLR
reset_n => A_shift_rot_cnt.ACLR
reset_n => A_shift_rot_stall.ACLR
reset_n => M_rot_fill_bit.ACLR
reset_n => M_rot_mask[0].ACLR
reset_n => M_rot_mask[1].ACLR
reset_n => M_rot_mask[2].ACLR
reset_n => M_rot_mask[3].ACLR
reset_n => M_rot_mask[4].ACLR
reset_n => M_rot_mask[5].ACLR
reset_n => M_rot_mask[6].ACLR
reset_n => M_rot_mask[7].ACLR
reset_n => M_rot_pass0.ACLR
reset_n => M_rot_pass1.ACLR
reset_n => M_rot_pass2.ACLR
reset_n => M_rot_pass3.ACLR
reset_n => M_rot_sel_fill0.ACLR
reset_n => M_rot_sel_fill1.ACLR
reset_n => M_rot_sel_fill2.ACLR
reset_n => M_rot_sel_fill3.ACLR
reset_n => A_rot_fill_bit.ACLR
reset_n => A_rot_mask[0].ACLR
reset_n => A_rot_mask[1].ACLR
reset_n => A_rot_mask[2].ACLR
reset_n => A_rot_mask[3].ACLR
reset_n => A_rot_mask[4].ACLR
reset_n => A_rot_mask[5].ACLR
reset_n => A_rot_mask[6].ACLR
reset_n => A_rot_mask[7].ACLR
reset_n => A_rot_pass0.ACLR
reset_n => A_rot_pass1.ACLR
reset_n => A_rot_pass2.ACLR
reset_n => A_rot_pass3.ACLR
reset_n => A_rot_sel_fill0.ACLR
reset_n => A_rot_sel_fill1.ACLR
reset_n => A_rot_sel_fill2.ACLR
reset_n => A_rot_sel_fill3.ACLR
reset_n => M_rot_step1[0].ACLR
reset_n => M_rot_step1[1].ACLR
reset_n => M_rot_step1[2].ACLR
reset_n => M_rot_step1[3].ACLR
reset_n => M_rot_step1[4].ACLR
reset_n => M_rot_step1[5].ACLR
reset_n => M_rot_step1[6].ACLR
reset_n => M_rot_step1[7].ACLR
reset_n => M_rot_step1[8].ACLR
reset_n => M_rot_step1[9].ACLR
reset_n => M_rot_step1[10].ACLR
reset_n => M_rot_step1[11].ACLR
reset_n => M_rot_step1[12].ACLR
reset_n => M_rot_step1[13].ACLR
reset_n => M_rot_step1[14].ACLR
reset_n => M_rot_step1[15].ACLR
reset_n => M_rot_step1[16].ACLR
reset_n => M_rot_step1[17].ACLR
reset_n => M_rot_step1[18].ACLR
reset_n => M_rot_step1[19].ACLR
reset_n => M_rot_step1[20].ACLR
reset_n => M_rot_step1[21].ACLR
reset_n => M_rot_step1[22].ACLR
reset_n => M_rot_step1[23].ACLR
reset_n => M_rot_step1[24].ACLR
reset_n => M_rot_step1[25].ACLR
reset_n => M_rot_step1[26].ACLR
reset_n => M_rot_step1[27].ACLR
reset_n => M_rot_step1[28].ACLR
reset_n => M_rot_step1[29].ACLR
reset_n => M_rot_step1[30].ACLR
reset_n => M_rot_step1[31].ACLR
reset_n => M_rot_rn[2].ACLR
reset_n => M_rot_rn[3].ACLR
reset_n => M_rot_rn[4].ACLR
reset_n => Mn_rot_step2[0].ACLR
reset_n => Mn_rot_step2[1].ACLR
reset_n => Mn_rot_step2[2].ACLR
reset_n => Mn_rot_step2[3].ACLR
reset_n => Mn_rot_step2[4].ACLR
reset_n => Mn_rot_step2[5].ACLR
reset_n => Mn_rot_step2[6].ACLR
reset_n => Mn_rot_step2[7].ACLR
reset_n => Mn_rot_step2[8].ACLR
reset_n => Mn_rot_step2[9].ACLR
reset_n => Mn_rot_step2[10].ACLR
reset_n => Mn_rot_step2[11].ACLR
reset_n => Mn_rot_step2[12].ACLR
reset_n => Mn_rot_step2[13].ACLR
reset_n => Mn_rot_step2[14].ACLR
reset_n => Mn_rot_step2[15].ACLR
reset_n => Mn_rot_step2[16].ACLR
reset_n => Mn_rot_step2[17].ACLR
reset_n => Mn_rot_step2[18].ACLR
reset_n => Mn_rot_step2[19].ACLR
reset_n => Mn_rot_step2[20].ACLR
reset_n => Mn_rot_step2[21].ACLR
reset_n => Mn_rot_step2[22].ACLR
reset_n => Mn_rot_step2[23].ACLR
reset_n => Mn_rot_step2[24].ACLR
reset_n => Mn_rot_step2[25].ACLR
reset_n => Mn_rot_step2[26].ACLR
reset_n => Mn_rot_step2[27].ACLR
reset_n => Mn_rot_step2[28].ACLR
reset_n => Mn_rot_step2[29].ACLR
reset_n => Mn_rot_step2[30].ACLR
reset_n => Mn_rot_step2[31].ACLR
reset_n => A_rot[0].ACLR
reset_n => A_rot[1].ACLR
reset_n => A_rot[2].ACLR
reset_n => A_rot[3].ACLR
reset_n => A_rot[4].ACLR
reset_n => A_rot[5].ACLR
reset_n => A_rot[6].ACLR
reset_n => A_rot[7].ACLR
reset_n => A_rot[8].ACLR
reset_n => A_rot[9].ACLR
reset_n => A_rot[10].ACLR
reset_n => A_rot[11].ACLR
reset_n => A_rot[12].ACLR
reset_n => A_rot[13].ACLR
reset_n => A_rot[14].ACLR
reset_n => A_rot[15].ACLR
reset_n => A_rot[16].ACLR
reset_n => A_rot[17].ACLR
reset_n => A_rot[18].ACLR
reset_n => A_rot[19].ACLR
reset_n => A_rot[20].ACLR
reset_n => A_rot[21].ACLR
reset_n => A_rot[22].ACLR
reset_n => A_rot[23].ACLR
reset_n => A_rot[24].ACLR
reset_n => A_rot[25].ACLR
reset_n => A_rot[26].ACLR
reset_n => A_rot[27].ACLR
reset_n => A_rot[28].ACLR
reset_n => A_rot[29].ACLR
reset_n => A_rot[30].ACLR
reset_n => A_rot[31].ACLR
reset_n => A_shift_rot_result[0].ACLR
reset_n => A_shift_rot_result[1].ACLR
reset_n => A_shift_rot_result[2].ACLR
reset_n => A_shift_rot_result[3].ACLR
reset_n => A_shift_rot_result[4].ACLR
reset_n => A_shift_rot_result[5].ACLR
reset_n => A_shift_rot_result[6].ACLR
reset_n => A_shift_rot_result[7].ACLR
reset_n => A_shift_rot_result[8].ACLR
reset_n => A_shift_rot_result[9].ACLR
reset_n => A_shift_rot_result[10].ACLR
reset_n => A_shift_rot_result[11].ACLR
reset_n => A_shift_rot_result[12].ACLR
reset_n => A_shift_rot_result[13].ACLR
reset_n => A_shift_rot_result[14].ACLR
reset_n => A_shift_rot_result[15].ACLR
reset_n => A_shift_rot_result[16].ACLR
reset_n => A_shift_rot_result[17].ACLR
reset_n => A_shift_rot_result[18].ACLR
reset_n => A_shift_rot_result[19].ACLR
reset_n => A_shift_rot_result[20].ACLR
reset_n => A_shift_rot_result[21].ACLR
reset_n => A_shift_rot_result[22].ACLR
reset_n => A_shift_rot_result[23].ACLR
reset_n => A_shift_rot_result[24].ACLR
reset_n => A_shift_rot_result[25].ACLR
reset_n => A_shift_rot_result[26].ACLR
reset_n => A_shift_rot_result[27].ACLR
reset_n => A_shift_rot_result[28].ACLR
reset_n => A_shift_rot_result[29].ACLR
reset_n => A_shift_rot_result[30].ACLR
reset_n => A_shift_rot_result[31].ACLR
reset_n => M_div_negate_result.ACLR
reset_n => A_div_negate_result.ACLR
reset_n => M_div_src1[0].ACLR
reset_n => M_div_src1[1].ACLR
reset_n => M_div_src1[2].ACLR
reset_n => M_div_src1[3].ACLR
reset_n => M_div_src1[4].ACLR
reset_n => M_div_src1[5].ACLR
reset_n => M_div_src1[6].ACLR
reset_n => M_div_src1[7].ACLR
reset_n => M_div_src1[8].ACLR
reset_n => M_div_src1[9].ACLR
reset_n => M_div_src1[10].ACLR
reset_n => M_div_src1[11].ACLR
reset_n => M_div_src1[12].ACLR
reset_n => M_div_src1[13].ACLR
reset_n => M_div_src1[14].ACLR
reset_n => M_div_src1[15].ACLR
reset_n => M_div_src1[16].ACLR
reset_n => M_div_src1[17].ACLR
reset_n => M_div_src1[18].ACLR
reset_n => M_div_src1[19].ACLR
reset_n => M_div_src1[20].ACLR
reset_n => M_div_src1[21].ACLR
reset_n => M_div_src1[22].ACLR
reset_n => M_div_src1[23].ACLR
reset_n => M_div_src1[24].ACLR
reset_n => M_div_src1[25].ACLR
reset_n => M_div_src1[26].ACLR
reset_n => M_div_src1[27].ACLR
reset_n => M_div_src1[28].ACLR
reset_n => M_div_src1[29].ACLR
reset_n => M_div_src1[30].ACLR
reset_n => M_div_src1[31].ACLR
reset_n => M_div_src2[0].ACLR
reset_n => M_div_src2[1].ACLR
reset_n => M_div_src2[2].ACLR
reset_n => M_div_src2[3].ACLR
reset_n => M_div_src2[4].ACLR
reset_n => M_div_src2[5].ACLR
reset_n => M_div_src2[6].ACLR
reset_n => M_div_src2[7].ACLR
reset_n => M_div_src2[8].ACLR
reset_n => M_div_src2[9].ACLR
reset_n => M_div_src2[10].ACLR
reset_n => M_div_src2[11].ACLR
reset_n => M_div_src2[12].ACLR
reset_n => M_div_src2[13].ACLR
reset_n => M_div_src2[14].ACLR
reset_n => M_div_src2[15].ACLR
reset_n => M_div_src2[16].ACLR
reset_n => M_div_src2[17].ACLR
reset_n => M_div_src2[18].ACLR
reset_n => M_div_src2[19].ACLR
reset_n => M_div_src2[20].ACLR
reset_n => M_div_src2[21].ACLR
reset_n => M_div_src2[22].ACLR
reset_n => M_div_src2[23].ACLR
reset_n => M_div_src2[24].ACLR
reset_n => M_div_src2[25].ACLR
reset_n => M_div_src2[26].ACLR
reset_n => M_div_src2[27].ACLR
reset_n => M_div_src2[28].ACLR
reset_n => M_div_src2[29].ACLR
reset_n => M_div_src2[30].ACLR
reset_n => M_div_src2[31].ACLR
reset_n => A_div_den[0].ACLR
reset_n => A_div_den[1].ACLR
reset_n => A_div_den[2].ACLR
reset_n => A_div_den[3].ACLR
reset_n => A_div_den[4].ACLR
reset_n => A_div_den[5].ACLR
reset_n => A_div_den[6].ACLR
reset_n => A_div_den[7].ACLR
reset_n => A_div_den[8].ACLR
reset_n => A_div_den[9].ACLR
reset_n => A_div_den[10].ACLR
reset_n => A_div_den[11].ACLR
reset_n => A_div_den[12].ACLR
reset_n => A_div_den[13].ACLR
reset_n => A_div_den[14].ACLR
reset_n => A_div_den[15].ACLR
reset_n => A_div_den[16].ACLR
reset_n => A_div_den[17].ACLR
reset_n => A_div_den[18].ACLR
reset_n => A_div_den[19].ACLR
reset_n => A_div_den[20].ACLR
reset_n => A_div_den[21].ACLR
reset_n => A_div_den[22].ACLR
reset_n => A_div_den[23].ACLR
reset_n => A_div_den[24].ACLR
reset_n => A_div_den[25].ACLR
reset_n => A_div_den[26].ACLR
reset_n => A_div_den[27].ACLR
reset_n => A_div_den[28].ACLR
reset_n => A_div_den[29].ACLR
reset_n => A_div_den[30].ACLR
reset_n => A_div_den[31].ACLR
reset_n => A_div_rem[0].ACLR
reset_n => A_div_rem[1].ACLR
reset_n => A_div_rem[2].ACLR
reset_n => A_div_rem[3].ACLR
reset_n => A_div_rem[4].ACLR
reset_n => A_div_rem[5].ACLR
reset_n => A_div_rem[6].ACLR
reset_n => A_div_rem[7].ACLR
reset_n => A_div_rem[8].ACLR
reset_n => A_div_rem[9].ACLR
reset_n => A_div_rem[10].ACLR
reset_n => A_div_rem[11].ACLR
reset_n => A_div_rem[12].ACLR
reset_n => A_div_rem[13].ACLR
reset_n => A_div_rem[14].ACLR
reset_n => A_div_rem[15].ACLR
reset_n => A_div_rem[16].ACLR
reset_n => A_div_rem[17].ACLR
reset_n => A_div_rem[18].ACLR
reset_n => A_div_rem[19].ACLR
reset_n => A_div_rem[20].ACLR
reset_n => A_div_rem[21].ACLR
reset_n => A_div_rem[22].ACLR
reset_n => A_div_rem[23].ACLR
reset_n => A_div_rem[24].ACLR
reset_n => A_div_rem[25].ACLR
reset_n => A_div_rem[26].ACLR
reset_n => A_div_rem[27].ACLR
reset_n => A_div_rem[28].ACLR
reset_n => A_div_rem[29].ACLR
reset_n => A_div_rem[30].ACLR
reset_n => A_div_rem[31].ACLR
reset_n => A_div_rem[32].ACLR
reset_n => A_div_quot[0].ACLR
reset_n => A_div_quot[1].ACLR
reset_n => A_div_quot[2].ACLR
reset_n => A_div_quot[3].ACLR
reset_n => A_div_quot[4].ACLR
reset_n => A_div_quot[5].ACLR
reset_n => A_div_quot[6].ACLR
reset_n => A_div_quot[7].ACLR
reset_n => A_div_quot[8].ACLR
reset_n => A_div_quot[9].ACLR
reset_n => A_div_quot[10].ACLR
reset_n => A_div_quot[11].ACLR
reset_n => A_div_quot[12].ACLR
reset_n => A_div_quot[13].ACLR
reset_n => A_div_quot[14].ACLR
reset_n => A_div_quot[15].ACLR
reset_n => A_div_quot[16].ACLR
reset_n => A_div_quot[17].ACLR
reset_n => A_div_quot[18].ACLR
reset_n => A_div_quot[19].ACLR
reset_n => A_div_quot[20].ACLR
reset_n => A_div_quot[21].ACLR
reset_n => A_div_quot[22].ACLR
reset_n => A_div_quot[23].ACLR
reset_n => A_div_quot[24].ACLR
reset_n => A_div_quot[25].ACLR
reset_n => A_div_quot[26].ACLR
reset_n => A_div_quot[27].ACLR
reset_n => A_div_quot[28].ACLR
reset_n => A_div_quot[29].ACLR
reset_n => A_div_quot[30].ACLR
reset_n => A_div_quot[31].ACLR
reset_n => A_div_accumulate_quotient_bits.ACLR
reset_n => A_div_quot_bit.ACLR
reset_n => A_div_last_quotient_bit.ACLR
reset_n => A_div_quot_ready.ACLR
reset_n => A_div_den_is_normalized_sticky.ACLR
reset_n => A_div_norm_cnt[0].ACLR
reset_n => A_div_norm_cnt[1].ACLR
reset_n => A_div_norm_cnt[2].ACLR
reset_n => A_div_norm_cnt[3].ACLR
reset_n => A_div_norm_cnt[4].ACLR
reset_n => A_div_norm_cnt[5].ACLR
reset_n => A_div_do_sub.ACLR
reset_n => A_dc_rd_data[0].ACLR
reset_n => A_dc_rd_data[1].ACLR
reset_n => A_dc_rd_data[2].ACLR
reset_n => A_dc_rd_data[3].ACLR
reset_n => A_dc_rd_data[4].ACLR
reset_n => A_dc_rd_data[5].ACLR
reset_n => A_dc_rd_data[6].ACLR
reset_n => A_dc_rd_data[7].ACLR
reset_n => A_dc_rd_data[8].ACLR
reset_n => A_dc_rd_data[9].ACLR
reset_n => A_dc_rd_data[10].ACLR
reset_n => A_dc_rd_data[11].ACLR
reset_n => A_dc_rd_data[12].ACLR
reset_n => A_dc_rd_data[13].ACLR
reset_n => A_dc_rd_data[14].ACLR
reset_n => A_dc_rd_data[15].ACLR
reset_n => A_dc_rd_data[16].ACLR
reset_n => A_dc_rd_data[17].ACLR
reset_n => A_dc_rd_data[18].ACLR
reset_n => A_dc_rd_data[19].ACLR
reset_n => A_dc_rd_data[20].ACLR
reset_n => A_dc_rd_data[21].ACLR
reset_n => A_dc_rd_data[22].ACLR
reset_n => A_dc_rd_data[23].ACLR
reset_n => A_dc_rd_data[24].ACLR
reset_n => A_dc_rd_data[25].ACLR
reset_n => A_dc_rd_data[26].ACLR
reset_n => A_dc_rd_data[27].ACLR
reset_n => A_dc_rd_data[28].ACLR
reset_n => A_dc_rd_data[29].ACLR
reset_n => A_dc_rd_data[30].ACLR
reset_n => A_dc_rd_data[31].ACLR
reset_n => A_dc_actual_tag[0].ACLR
reset_n => A_dc_actual_tag[1].ACLR
reset_n => A_dc_actual_tag[2].ACLR
reset_n => A_dc_actual_tag[3].ACLR
reset_n => A_dc_actual_tag[4].ACLR
reset_n => A_dc_actual_tag[5].ACLR
reset_n => A_dc_actual_tag[6].ACLR
reset_n => A_dc_actual_tag[7].ACLR
reset_n => A_dc_actual_tag[8].ACLR
reset_n => A_dc_actual_tag[9].ACLR
reset_n => A_dc_actual_tag[10].ACLR
reset_n => A_dc_actual_tag[11].ACLR
reset_n => A_dc_actual_tag[12].ACLR
reset_n => A_dc_actual_tag[13].ACLR
reset_n => A_dc_hit.ACLR
reset_n => A_dc_valid_st_cache_hit.ACLR
reset_n => A_dc_valid_st_bypass_hit.ACLR
reset_n => A_dc_potential_hazard_after_st.ACLR
reset_n => A_dc_want_fill.ACLR
reset_n => A_dc_fill_has_started.ACLR
reset_n => A_dc_fill_active.ACLR
reset_n => A_dc_fill_dp_offset[0].ACLR
reset_n => A_dc_fill_dp_offset[1].ACLR
reset_n => A_dc_fill_dp_offset[2].ACLR
reset_n => A_dc_fill_starting_d1.ACLR
reset_n => M_valid_mem_d1.ACLR
reset_n => M_A_dc_line_match_d1.ACLR
reset_n => A_dc_fill_need_extra_stall.ACLR
reset_n => A_dc_rd_last_transfer_d1.ACLR
reset_n => A_dc_wb_active.ACLR
reset_n => A_dc_dirty.ACLR
reset_n => A_dc_xfer_rd_addr_has_started.ACLR
reset_n => A_dc_xfer_rd_addr_active.ACLR
reset_n => A_dc_xfer_rd_addr_done.ACLR
reset_n => A_dc_xfer_rd_addr_offset[0].ACLR
reset_n => A_dc_xfer_rd_addr_offset[1].ACLR
reset_n => A_dc_xfer_rd_addr_offset[2].ACLR
reset_n => A_dc_xfer_rd_data_starting.ACLR
reset_n => A_dc_xfer_rd_data_active.ACLR
reset_n => A_dc_xfer_rd_data_offset_match.ACLR
reset_n => A_dc_xfer_rd_data_offset[0].ACLR
reset_n => A_dc_xfer_rd_data_offset[1].ACLR
reset_n => A_dc_xfer_rd_data_offset[2].ACLR
reset_n => A_dc_xfer_wr_starting.ACLR
reset_n => A_dc_xfer_wr_active.ACLR
reset_n => A_dc_xfer_wr_data[0].ACLR
reset_n => A_dc_xfer_wr_data[1].ACLR
reset_n => A_dc_xfer_wr_data[2].ACLR
reset_n => A_dc_xfer_wr_data[3].ACLR
reset_n => A_dc_xfer_wr_data[4].ACLR
reset_n => A_dc_xfer_wr_data[5].ACLR
reset_n => A_dc_xfer_wr_data[6].ACLR
reset_n => A_dc_xfer_wr_data[7].ACLR
reset_n => A_dc_xfer_wr_data[8].ACLR
reset_n => A_dc_xfer_wr_data[9].ACLR
reset_n => A_dc_xfer_wr_data[10].ACLR
reset_n => A_dc_xfer_wr_data[11].ACLR
reset_n => A_dc_xfer_wr_data[12].ACLR
reset_n => A_dc_xfer_wr_data[13].ACLR
reset_n => A_dc_xfer_wr_data[14].ACLR
reset_n => A_dc_xfer_wr_data[15].ACLR
reset_n => A_dc_xfer_wr_data[16].ACLR
reset_n => A_dc_xfer_wr_data[17].ACLR
reset_n => A_dc_xfer_wr_data[18].ACLR
reset_n => A_dc_xfer_wr_data[19].ACLR
reset_n => A_dc_xfer_wr_data[20].ACLR
reset_n => A_dc_xfer_wr_data[21].ACLR
reset_n => A_dc_xfer_wr_data[22].ACLR
reset_n => A_dc_xfer_wr_data[23].ACLR
reset_n => A_dc_xfer_wr_data[24].ACLR
reset_n => A_dc_xfer_wr_data[25].ACLR
reset_n => A_dc_xfer_wr_data[26].ACLR
reset_n => A_dc_xfer_wr_data[27].ACLR
reset_n => A_dc_xfer_wr_data[28].ACLR
reset_n => A_dc_xfer_wr_data[29].ACLR
reset_n => A_dc_xfer_wr_data[30].ACLR
reset_n => A_dc_xfer_wr_data[31].ACLR
reset_n => A_dc_xfer_wr_offset[0].ACLR
reset_n => A_dc_xfer_wr_offset[1].ACLR
reset_n => A_dc_xfer_wr_offset[2].ACLR
reset_n => A_dc_wb_tag[0].ACLR
reset_n => A_dc_wb_tag[1].ACLR
reset_n => A_dc_wb_tag[2].ACLR
reset_n => A_dc_wb_tag[3].ACLR
reset_n => A_dc_wb_tag[4].ACLR
reset_n => A_dc_wb_tag[5].ACLR
reset_n => A_dc_wb_tag[6].ACLR
reset_n => A_dc_wb_tag[7].ACLR
reset_n => A_dc_wb_tag[8].ACLR
reset_n => A_dc_wb_tag[9].ACLR
reset_n => A_dc_wb_tag[10].ACLR
reset_n => A_dc_wb_tag[11].ACLR
reset_n => A_dc_wb_tag[12].ACLR
reset_n => A_dc_wb_tag[13].ACLR
reset_n => A_dc_wb_line[0].ACLR
reset_n => A_dc_wb_line[1].ACLR
reset_n => A_dc_wb_line[2].ACLR
reset_n => A_dc_wb_line[3].ACLR
reset_n => A_dc_wb_line[4].ACLR
reset_n => A_dc_wb_line[5].ACLR
reset_n => A_dc_wb_rd_addr_starting.ACLR
reset_n => A_dc_wb_rd_addr_offset[0].ACLR
reset_n => A_dc_wb_rd_addr_offset[1].ACLR
reset_n => A_dc_wb_rd_addr_offset[2].ACLR
reset_n => A_dc_wb_rd_data_starting.ACLR
reset_n => A_dc_wb_wr_active.ACLR
reset_n => A_dc_wb_rd_data_first.ACLR
reset_n => A_dc_dcache_management_done.ACLR
reset_n => A_ld_bypass_delayed.ACLR
reset_n => A_st_bypass_delayed.ACLR
reset_n => A_ld_bypass_delayed_started.ACLR
reset_n => A_st_bypass_delayed_started.ACLR
reset_n => A_st_bypass_transfer_done_d1.ACLR
reset_n => A_en_d1.ACLR
reset_n => A_dc_rd_addr_cnt[0].ACLR
reset_n => A_dc_rd_addr_cnt[1].ACLR
reset_n => A_dc_rd_addr_cnt[2].ACLR
reset_n => A_dc_rd_addr_cnt[3].ACLR
reset_n => A_mem_stall.ACLR
reset_n => A_dc_rd_data_cnt[0].ACLR
reset_n => A_dc_rd_data_cnt[1].ACLR
reset_n => A_dc_rd_data_cnt[2].ACLR
reset_n => A_dc_rd_data_cnt[3].ACLR
reset_n => A_dc_wr_data_cnt[0].ACLR
reset_n => A_dc_wr_data_cnt[1].ACLR
reset_n => A_dc_wr_data_cnt[2].ACLR
reset_n => A_dc_wr_data_cnt[3].ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => d_readdatavalid_d1.ACLR
reset_n => M_data_ram_ld_align_sign_bit_16_hi.ACLR
reset_n => A_data_ram_ld_align_sign_bit.ACLR
reset_n => A_bstatus_reg_pie.ACLR
reset_n => A_ienable_reg_irq0.ACLR
reset_n => A_ienable_reg_irq1.ACLR
reset_n => A_ienable_reg_irq2.ACLR
reset_n => E_control_reg_rddata[0].ACLR
reset_n => E_control_reg_rddata[1].ACLR
reset_n => E_control_reg_rddata[2].ACLR
reset_n => E_control_reg_rddata[3].ACLR
reset_n => E_control_reg_rddata[4].ACLR
reset_n => E_control_reg_rddata[5].ACLR
reset_n => E_control_reg_rddata[6].ACLR
reset_n => E_control_reg_rddata[7].ACLR
reset_n => E_control_reg_rddata[8].ACLR
reset_n => E_control_reg_rddata[9].ACLR
reset_n => E_control_reg_rddata[10].ACLR
reset_n => E_control_reg_rddata[11].ACLR
reset_n => E_control_reg_rddata[12].ACLR
reset_n => E_control_reg_rddata[13].ACLR
reset_n => E_control_reg_rddata[14].ACLR
reset_n => E_control_reg_rddata[15].ACLR
reset_n => E_control_reg_rddata[16].ACLR
reset_n => E_control_reg_rddata[17].ACLR
reset_n => E_control_reg_rddata[18].ACLR
reset_n => E_control_reg_rddata[19].ACLR
reset_n => E_control_reg_rddata[20].ACLR
reset_n => E_control_reg_rddata[21].ACLR
reset_n => E_control_reg_rddata[22].ACLR
reset_n => E_control_reg_rddata[23].ACLR
reset_n => E_control_reg_rddata[24].ACLR
reset_n => E_control_reg_rddata[25].ACLR
reset_n => E_control_reg_rddata[26].ACLR
reset_n => E_control_reg_rddata[27].ACLR
reset_n => E_control_reg_rddata[28].ACLR
reset_n => E_control_reg_rddata[29].ACLR
reset_n => E_control_reg_rddata[30].ACLR
reset_n => E_control_reg_rddata[31].ACLR
reset_n => M_control_reg_rddata[0].ACLR
reset_n => M_control_reg_rddata[1].ACLR
reset_n => M_control_reg_rddata[2].ACLR
reset_n => M_control_reg_rddata[3].ACLR
reset_n => M_control_reg_rddata[4].ACLR
reset_n => M_control_reg_rddata[5].ACLR
reset_n => M_control_reg_rddata[6].ACLR
reset_n => M_control_reg_rddata[7].ACLR
reset_n => M_control_reg_rddata[8].ACLR
reset_n => M_control_reg_rddata[9].ACLR
reset_n => M_control_reg_rddata[10].ACLR
reset_n => M_control_reg_rddata[11].ACLR
reset_n => M_control_reg_rddata[12].ACLR
reset_n => M_control_reg_rddata[13].ACLR
reset_n => M_control_reg_rddata[14].ACLR
reset_n => M_control_reg_rddata[15].ACLR
reset_n => M_control_reg_rddata[16].ACLR
reset_n => M_control_reg_rddata[17].ACLR
reset_n => M_control_reg_rddata[18].ACLR
reset_n => M_control_reg_rddata[19].ACLR
reset_n => M_control_reg_rddata[20].ACLR
reset_n => M_control_reg_rddata[21].ACLR
reset_n => M_control_reg_rddata[22].ACLR
reset_n => M_control_reg_rddata[23].ACLR
reset_n => M_control_reg_rddata[24].ACLR
reset_n => M_control_reg_rddata[25].ACLR
reset_n => M_control_reg_rddata[26].ACLR
reset_n => M_control_reg_rddata[27].ACLR
reset_n => M_control_reg_rddata[28].ACLR
reset_n => M_control_reg_rddata[29].ACLR
reset_n => M_control_reg_rddata[30].ACLR
reset_n => M_control_reg_rddata[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => E_pcb[18].ACLR
reset_n => E_pcb[19].ACLR
reset_n => E_pcb[20].ACLR
reset_n => E_pcb[21].ACLR
reset_n => E_pcb[22].ACLR
reset_n => E_pcb[23].ACLR
reset_n => E_pcb[24].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => M_pcb[18].ACLR
reset_n => M_pcb[19].ACLR
reset_n => M_pcb[20].ACLR
reset_n => M_pcb[21].ACLR
reset_n => M_pcb[22].ACLR
reset_n => M_pcb[23].ACLR
reset_n => M_pcb[24].ACLR
reset_n => A_pcb[0].ACLR
reset_n => A_pcb[1].ACLR
reset_n => A_pcb[2].ACLR
reset_n => A_pcb[3].ACLR
reset_n => A_pcb[4].ACLR
reset_n => A_pcb[5].ACLR
reset_n => A_pcb[6].ACLR
reset_n => A_pcb[7].ACLR
reset_n => A_pcb[8].ACLR
reset_n => A_pcb[9].ACLR
reset_n => A_pcb[10].ACLR
reset_n => A_pcb[11].ACLR
reset_n => A_pcb[12].ACLR
reset_n => A_pcb[13].ACLR
reset_n => A_pcb[14].ACLR
reset_n => A_pcb[15].ACLR
reset_n => A_pcb[16].ACLR
reset_n => A_pcb[17].ACLR
reset_n => A_pcb[18].ACLR
reset_n => A_pcb[19].ACLR
reset_n => A_pcb[20].ACLR
reset_n => A_pcb[21].ACLR
reset_n => A_pcb[22].ACLR
reset_n => A_pcb[23].ACLR
reset_n => A_pcb[24].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => W_pcb[18].ACLR
reset_n => W_pcb[19].ACLR
reset_n => W_pcb[20].ACLR
reset_n => W_pcb[21].ACLR
reset_n => W_pcb[22].ACLR
reset_n => W_pcb[23].ACLR
reset_n => W_pcb[24].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc[16].ACLR
reset_n => D_pc[17].ACLR
reset_n => D_pc[18].ACLR
reset_n => D_pc[19].ACLR
reset_n => D_pc[20].ACLR
reset_n => D_pc[21].ACLR
reset_n => D_pc[22].ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => D_pc_plus_one[16].ACLR
reset_n => D_pc_plus_one[17].ACLR
reset_n => D_pc_plus_one[18].ACLR
reset_n => D_pc_plus_one[19].ACLR
reset_n => D_pc_plus_one[20].ACLR
reset_n => D_pc_plus_one[21].ACLR
reset_n => D_pc_plus_one[22].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_extra_pc[16].ACLR
reset_n => E_extra_pc[17].ACLR
reset_n => E_extra_pc[18].ACLR
reset_n => E_extra_pc[19].ACLR
reset_n => E_extra_pc[20].ACLR
reset_n => E_extra_pc[21].ACLR
reset_n => E_extra_pc[22].ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_pc[16].ACLR
reset_n => E_pc[17].ACLR
reset_n => E_pc[18].ACLR
reset_n => E_pc[19].ACLR
reset_n => E_pc[20].ACLR
reset_n => E_pc[21].ACLR
reset_n => E_pc[22].ACLR
reset_n => E_valid_jmp_indirect.ACLR
reset_n => M_valid_from_E.ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[0].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_cmp_result.ACLR
reset_n => M_wr_dst_reg_from_E.ACLR
reset_n => M_target_pcb[0].ACLR
reset_n => M_target_pcb[1].ACLR
reset_n => M_target_pcb[2].ACLR
reset_n => M_target_pcb[3].ACLR
reset_n => M_target_pcb[4].ACLR
reset_n => M_target_pcb[5].ACLR
reset_n => M_target_pcb[6].ACLR
reset_n => M_target_pcb[7].ACLR
reset_n => M_target_pcb[8].ACLR
reset_n => M_target_pcb[9].ACLR
reset_n => M_target_pcb[10].ACLR
reset_n => M_target_pcb[11].ACLR
reset_n => M_target_pcb[12].ACLR
reset_n => M_target_pcb[13].ACLR
reset_n => M_target_pcb[14].ACLR
reset_n => M_target_pcb[15].ACLR
reset_n => M_target_pcb[16].ACLR
reset_n => M_target_pcb[17].ACLR
reset_n => M_target_pcb[18].ACLR
reset_n => M_target_pcb[19].ACLR
reset_n => M_target_pcb[20].ACLR
reset_n => M_target_pcb[21].ACLR
reset_n => M_target_pcb[22].ACLR
reset_n => M_target_pcb[23].ACLR
reset_n => M_target_pcb[24].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].ACLR
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => M_pipe_flush_waddr[16].ACLR
reset_n => M_pipe_flush_waddr[17].ACLR
reset_n => M_pipe_flush_waddr[18].ACLR
reset_n => M_pipe_flush_waddr[19].ACLR
reset_n => M_pipe_flush_waddr[20].ACLR
reset_n => M_pipe_flush_waddr[21].PRESET
reset_n => M_pipe_flush_waddr[22].ACLR
reset_n => M_sel_data_master.ACLR
reset_n => A_valid.ACLR
reset_n => A_iw[0].ACLR
reset_n => A_iw[1].ACLR
reset_n => A_iw[2].ACLR
reset_n => A_iw[3].ACLR
reset_n => A_iw[4].ACLR
reset_n => A_iw[5].ACLR
reset_n => A_iw[6].ACLR
reset_n => A_iw[7].ACLR
reset_n => A_iw[8].ACLR
reset_n => A_iw[9].ACLR
reset_n => A_iw[10].ACLR
reset_n => A_iw[11].ACLR
reset_n => A_iw[12].ACLR
reset_n => A_iw[13].ACLR
reset_n => A_iw[14].ACLR
reset_n => A_iw[15].ACLR
reset_n => A_iw[16].ACLR
reset_n => A_iw[17].ACLR
reset_n => A_iw[18].ACLR
reset_n => A_iw[19].ACLR
reset_n => A_iw[20].ACLR
reset_n => A_iw[21].ACLR
reset_n => A_iw[22].ACLR
reset_n => A_iw[23].ACLR
reset_n => A_iw[24].ACLR
reset_n => A_iw[25].ACLR
reset_n => A_iw[26].ACLR
reset_n => A_iw[27].ACLR
reset_n => A_iw[28].ACLR
reset_n => A_iw[29].ACLR
reset_n => A_iw[30].ACLR
reset_n => A_iw[31].ACLR
reset_n => A_inst_result[0].ACLR
reset_n => A_inst_result[1].ACLR
reset_n => A_inst_result[2].ACLR
reset_n => A_inst_result[3].ACLR
reset_n => A_inst_result[4].ACLR
reset_n => A_inst_result[5].ACLR
reset_n => A_inst_result[6].ACLR
reset_n => A_inst_result[7].ACLR
reset_n => A_inst_result[8].ACLR
reset_n => A_inst_result[9].ACLR
reset_n => A_inst_result[10].ACLR
reset_n => A_inst_result[11].ACLR
reset_n => A_inst_result[12].ACLR
reset_n => A_inst_result[13].ACLR
reset_n => A_inst_result[14].ACLR
reset_n => A_inst_result[15].ACLR
reset_n => A_inst_result[16].ACLR
reset_n => A_inst_result[17].ACLR
reset_n => A_inst_result[18].ACLR
reset_n => A_inst_result[19].ACLR
reset_n => A_inst_result[20].ACLR
reset_n => A_inst_result[21].ACLR
reset_n => A_inst_result[22].ACLR
reset_n => A_inst_result[23].ACLR
reset_n => A_inst_result[24].ACLR
reset_n => A_inst_result[25].ACLR
reset_n => A_inst_result[26].ACLR
reset_n => A_inst_result[27].ACLR
reset_n => A_inst_result[28].ACLR
reset_n => A_inst_result[29].ACLR
reset_n => A_inst_result[30].ACLR
reset_n => A_inst_result[31].ACLR
reset_n => A_mem_byte_en[0].ACLR
reset_n => A_mem_byte_en[1].ACLR
reset_n => A_mem_byte_en[2].ACLR
reset_n => A_mem_byte_en[3].ACLR
reset_n => A_st_data[0].ACLR
reset_n => A_st_data[1].ACLR
reset_n => A_st_data[2].ACLR
reset_n => A_st_data[3].ACLR
reset_n => A_st_data[4].ACLR
reset_n => A_st_data[5].ACLR
reset_n => A_st_data[6].ACLR
reset_n => A_st_data[7].ACLR
reset_n => A_st_data[8].ACLR
reset_n => A_st_data[9].ACLR
reset_n => A_st_data[10].ACLR
reset_n => A_st_data[11].ACLR
reset_n => A_st_data[12].ACLR
reset_n => A_st_data[13].ACLR
reset_n => A_st_data[14].ACLR
reset_n => A_st_data[15].ACLR
reset_n => A_st_data[16].ACLR
reset_n => A_st_data[17].ACLR
reset_n => A_st_data[18].ACLR
reset_n => A_st_data[19].ACLR
reset_n => A_st_data[20].ACLR
reset_n => A_st_data[21].ACLR
reset_n => A_st_data[22].ACLR
reset_n => A_st_data[23].ACLR
reset_n => A_st_data[24].ACLR
reset_n => A_st_data[25].ACLR
reset_n => A_st_data[26].ACLR
reset_n => A_st_data[27].ACLR
reset_n => A_st_data[28].ACLR
reset_n => A_st_data[29].ACLR
reset_n => A_st_data[30].ACLR
reset_n => A_st_data[31].ACLR
reset_n => A_dst_regnum_from_M[0].ACLR
reset_n => A_dst_regnum_from_M[1].ACLR
reset_n => A_dst_regnum_from_M[2].ACLR
reset_n => A_dst_regnum_from_M[3].ACLR
reset_n => A_dst_regnum_from_M[4].ACLR
reset_n => A_ld_align_sh16.ACLR
reset_n => A_ld_align_sh8.ACLR
reset_n => A_ld_align_byte1_fill.ACLR
reset_n => A_ld_align_byte2_byte3_fill.ACLR
reset_n => A_cmp_result.ACLR
reset_n => A_mem_baddr[0].ACLR
reset_n => A_mem_baddr[1].ACLR
reset_n => A_mem_baddr[2].ACLR
reset_n => A_mem_baddr[3].ACLR
reset_n => A_mem_baddr[4].ACLR
reset_n => A_mem_baddr[5].ACLR
reset_n => A_mem_baddr[6].ACLR
reset_n => A_mem_baddr[7].ACLR
reset_n => A_mem_baddr[8].ACLR
reset_n => A_mem_baddr[9].ACLR
reset_n => A_mem_baddr[10].ACLR
reset_n => A_mem_baddr[11].ACLR
reset_n => A_mem_baddr[12].ACLR
reset_n => A_mem_baddr[13].ACLR
reset_n => A_mem_baddr[14].ACLR
reset_n => A_mem_baddr[15].ACLR
reset_n => A_mem_baddr[16].ACLR
reset_n => A_mem_baddr[17].ACLR
reset_n => A_mem_baddr[18].ACLR
reset_n => A_mem_baddr[19].ACLR
reset_n => A_mem_baddr[20].ACLR
reset_n => A_mem_baddr[21].ACLR
reset_n => A_mem_baddr[22].ACLR
reset_n => A_mem_baddr[23].ACLR
reset_n => A_mem_baddr[24].ACLR
reset_n => A_wr_dst_reg_from_M.PRESET
reset_n => A_div_done.ACLR
reset_n => A_slow_inst_sel.ACLR
reset_n => A_slow_inst_result[0].ACLR
reset_n => A_slow_inst_result[1].ACLR
reset_n => A_slow_inst_result[2].ACLR
reset_n => A_slow_inst_result[3].ACLR
reset_n => A_slow_inst_result[4].ACLR
reset_n => A_slow_inst_result[5].ACLR
reset_n => A_slow_inst_result[6].ACLR
reset_n => A_slow_inst_result[7].ACLR
reset_n => A_slow_inst_result[8].ACLR
reset_n => A_slow_inst_result[9].ACLR
reset_n => A_slow_inst_result[10].ACLR
reset_n => A_slow_inst_result[11].ACLR
reset_n => A_slow_inst_result[12].ACLR
reset_n => A_slow_inst_result[13].ACLR
reset_n => A_slow_inst_result[14].ACLR
reset_n => A_slow_inst_result[15].ACLR
reset_n => A_slow_inst_result[16].ACLR
reset_n => A_slow_inst_result[17].ACLR
reset_n => A_slow_inst_result[18].ACLR
reset_n => A_slow_inst_result[19].ACLR
reset_n => A_slow_inst_result[20].ACLR
reset_n => A_slow_inst_result[21].ACLR
reset_n => A_slow_inst_result[22].ACLR
reset_n => A_slow_inst_result[23].ACLR
reset_n => A_slow_inst_result[24].ACLR
reset_n => A_slow_inst_result[25].ACLR
reset_n => A_slow_inst_result[26].ACLR
reset_n => A_slow_inst_result[27].ACLR
reset_n => A_slow_inst_result[28].ACLR
reset_n => A_slow_inst_result[29].ACLR
reset_n => A_slow_inst_result[30].ACLR
reset_n => A_slow_inst_result[31].ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_valid.ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => E_regnum_a_cmp_D.ACLR
reset_n => M_regnum_a_cmp_D.ACLR
reset_n => A_regnum_a_cmp_D.ACLR
reset_n => W_regnum_a_cmp_D.ACLR
reset_n => E_regnum_b_cmp_D.ACLR
reset_n => M_regnum_b_cmp_D.ACLR
reset_n => A_regnum_b_cmp_D.ACLR
reset_n => W_regnum_b_cmp_D.ACLR
reset_n => E_src2_reg[0].ACLR
reset_n => E_src2_reg[1].ACLR
reset_n => E_src2_reg[2].ACLR
reset_n => E_src2_reg[3].ACLR
reset_n => E_src2_reg[4].ACLR
reset_n => E_src2_reg[5].ACLR
reset_n => E_src2_reg[6].ACLR
reset_n => E_src2_reg[7].ACLR
reset_n => E_src2_reg[8].ACLR
reset_n => E_src2_reg[9].ACLR
reset_n => E_src2_reg[10].ACLR
reset_n => E_src2_reg[11].ACLR
reset_n => E_src2_reg[12].ACLR
reset_n => E_src2_reg[13].ACLR
reset_n => E_src2_reg[14].ACLR
reset_n => E_src2_reg[15].ACLR
reset_n => E_src2_reg[16].ACLR
reset_n => E_src2_reg[17].ACLR
reset_n => E_src2_reg[18].ACLR
reset_n => E_src2_reg[19].ACLR
reset_n => E_src2_reg[20].ACLR
reset_n => E_src2_reg[21].ACLR
reset_n => E_src2_reg[22].ACLR
reset_n => E_src2_reg[23].ACLR
reset_n => E_src2_reg[24].ACLR
reset_n => E_src2_reg[25].ACLR
reset_n => E_src2_reg[26].ACLR
reset_n => E_src2_reg[27].ACLR
reset_n => E_src2_reg[28].ACLR
reset_n => E_src2_reg[29].ACLR
reset_n => E_src2_reg[30].ACLR
reset_n => E_src2_reg[31].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => A_valid_wrctl_ienable.ACLR
reset_n => A_mul_src1[0].ACLR
reset_n => A_mul_src1[1].ACLR
reset_n => A_mul_src1[2].ACLR
reset_n => A_mul_src1[3].ACLR
reset_n => A_mul_src1[4].ACLR
reset_n => A_mul_src1[5].ACLR
reset_n => A_mul_src1[6].ACLR
reset_n => A_mul_src1[7].ACLR
reset_n => A_mul_src1[8].ACLR
reset_n => A_mul_src1[9].ACLR
reset_n => A_mul_src1[10].ACLR
reset_n => A_mul_src1[11].ACLR
reset_n => A_mul_src1[12].ACLR
reset_n => A_mul_src1[13].ACLR
reset_n => A_mul_src1[14].ACLR
reset_n => A_mul_src1[15].ACLR
reset_n => A_mul_src1[16].ACLR
reset_n => A_mul_src1[17].ACLR
reset_n => A_mul_src1[18].ACLR
reset_n => A_mul_src1[19].ACLR
reset_n => A_mul_src1[20].ACLR
reset_n => A_mul_src1[21].ACLR
reset_n => A_mul_src1[22].ACLR
reset_n => A_mul_src1[23].ACLR
reset_n => A_mul_src1[24].ACLR
reset_n => A_mul_src1[25].ACLR
reset_n => A_mul_src1[26].ACLR
reset_n => A_mul_src1[27].ACLR
reset_n => A_mul_src1[28].ACLR
reset_n => A_mul_src1[29].ACLR
reset_n => A_mul_src1[30].ACLR
reset_n => A_mul_src1[31].ACLR
reset_n => A_mul_src2[0].ACLR
reset_n => A_mul_src2[1].ACLR
reset_n => A_mul_src2[2].ACLR
reset_n => A_mul_src2[3].ACLR
reset_n => A_mul_src2[4].ACLR
reset_n => A_mul_src2[5].ACLR
reset_n => A_mul_src2[6].ACLR
reset_n => A_mul_src2[7].ACLR
reset_n => A_mul_src2[8].ACLR
reset_n => A_mul_src2[9].ACLR
reset_n => A_mul_src2[10].ACLR
reset_n => A_mul_src2[11].ACLR
reset_n => A_mul_src2[12].ACLR
reset_n => A_mul_src2[13].ACLR
reset_n => A_mul_src2[14].ACLR
reset_n => A_mul_src2[15].ACLR
reset_n => A_mul_src2[16].ACLR
reset_n => A_mul_src2[17].ACLR
reset_n => A_mul_src2[18].ACLR
reset_n => A_mul_src2[19].ACLR
reset_n => A_mul_src2[20].ACLR
reset_n => A_mul_src2[21].ACLR
reset_n => A_mul_src2[22].ACLR
reset_n => A_mul_src2[23].ACLR
reset_n => A_mul_src2[24].ACLR
reset_n => A_mul_src2[25].ACLR
reset_n => A_mul_src2[26].ACLR
reset_n => A_mul_src2[27].ACLR
reset_n => A_mul_src2[28].ACLR
reset_n => A_mul_src2[29].ACLR
reset_n => A_mul_src2[30].ACLR
reset_n => A_mul_src2[31].ACLR
reset_n => A_mul_partial_prod[0].ACLR
reset_n => A_mul_partial_prod[1].ACLR
reset_n => A_mul_partial_prod[2].ACLR
reset_n => A_mul_partial_prod[3].ACLR
reset_n => A_mul_partial_prod[4].ACLR
reset_n => A_mul_partial_prod[5].ACLR
reset_n => A_mul_partial_prod[6].ACLR
reset_n => A_mul_partial_prod[7].ACLR
reset_n => A_mul_partial_prod[8].ACLR
reset_n => A_mul_partial_prod[9].ACLR
reset_n => A_mul_partial_prod[10].ACLR
reset_n => A_mul_partial_prod[11].ACLR
reset_n => A_mul_partial_prod[12].ACLR
reset_n => A_mul_partial_prod[13].ACLR
reset_n => A_mul_partial_prod[14].ACLR
reset_n => A_mul_partial_prod[15].ACLR
reset_n => A_mul_partial_prod[16].ACLR
reset_n => A_mul_partial_prod[17].ACLR
reset_n => A_mul_partial_prod[18].ACLR
reset_n => A_mul_partial_prod[19].ACLR
reset_n => A_mul_partial_prod[20].ACLR
reset_n => A_mul_partial_prod[21].ACLR
reset_n => A_mul_partial_prod[22].ACLR
reset_n => A_mul_partial_prod[23].ACLR
reset_n => A_mul_partial_prod[24].ACLR
reset_n => A_mul_partial_prod[25].ACLR
reset_n => A_mul_partial_prod[26].ACLR
reset_n => A_mul_partial_prod[27].ACLR
reset_n => A_mul_partial_prod[28].ACLR
reset_n => A_mul_partial_prod[29].ACLR
reset_n => A_mul_partial_prod[30].ACLR
reset_n => A_mul_partial_prod[31].ACLR
reset_n => A_mul_result[0].ACLR
reset_n => A_mul_result[1].ACLR
reset_n => A_mul_result[2].ACLR
reset_n => A_mul_result[3].ACLR
reset_n => A_mul_result[4].ACLR
reset_n => A_mul_result[5].ACLR
reset_n => A_mul_result[6].ACLR
reset_n => A_mul_result[7].ACLR
reset_n => A_mul_result[8].ACLR
reset_n => A_mul_result[9].ACLR
reset_n => A_mul_result[10].ACLR
reset_n => A_mul_result[11].ACLR
reset_n => A_mul_result[12].ACLR
reset_n => A_mul_result[13].ACLR
reset_n => A_mul_result[14].ACLR
reset_n => A_mul_result[15].ACLR
reset_n => A_mul_result[16].ACLR
reset_n => A_mul_result[17].ACLR
reset_n => A_mul_result[18].ACLR
reset_n => A_mul_result[19].ACLR
reset_n => A_mul_result[20].ACLR
reset_n => A_mul_result[21].ACLR
reset_n => A_mul_result[22].ACLR
reset_n => A_mul_result[23].ACLR
reset_n => A_mul_result[24].ACLR
reset_n => A_mul_result[25].ACLR
reset_n => A_mul_result[26].ACLR
reset_n => A_mul_result[27].ACLR
reset_n => A_mul_result[28].ACLR
reset_n => A_mul_result[29].ACLR
reset_n => A_mul_result[30].ACLR
reset_n => A_mul_result[31].ACLR
reset_n => A_mul_cnt[0].ACLR
reset_n => A_mul_cnt[1].ACLR
reset_n => A_mul_cnt[2].ACLR
reset_n => A_mul_stall.ACLR
reset_n => A_mul_stall_d1.ACLR
reset_n => A_mul_stall_d2.ACLR
reset_n => A_mul_stall_d3.ACLR
reset_n => M_ctrl_ld_bypass.ACLR
reset_n => A_ctrl_ld_bypass.ACLR
reset_n => M_ctrl_st_bypass.ACLR
reset_n => A_ctrl_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass.ACLR
reset_n => A_ctrl_ld_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass_or_dcache_management.ACLR
reset_n => M_ctrl_ld_non_bypass.ACLR
reset_n => A_ctrl_ld_non_bypass.ACLR
reset_n => M_ctrl_st_non_bypass.ACLR
reset_n => M_ctrl_ld_st_non_bypass.ACLR
reset_n => E_ctrl_custom_combo.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => D_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_mul_lsw.ACLR
reset_n => M_ctrl_mul_lsw.ACLR
reset_n => A_ctrl_mul_lsw.ACLR
reset_n => E_ctrl_div_signed.ACLR
reset_n => E_ctrl_div.ACLR
reset_n => M_ctrl_div.ACLR
reset_n => A_ctrl_div.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => A_ctrl_exception.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_crst.ACLR
reset_n => M_ctrl_crst.ACLR
reset_n => E_ctrl_retaddr.ACLR
reset_n => E_ctrl_shift_rot_left.ACLR
reset_n => E_ctrl_shift_right_arith.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => A_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => E_ctrl_logic.ACLR
reset_n => E_ctrl_cmp.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => M_ctrl_br_cond.ACLR
reset_n => D_ctrl_br_uncond.ACLR
reset_n => E_ctrl_br_always_pred_taken.ACLR
reset_n => M_ctrl_br_always_pred_taken.ACLR
reset_n => D_ctrl_br.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_alu_signed_comparison.ACLR
reset_n => M_ctrl_ld8.ACLR
reset_n => M_ctrl_ld16.ACLR
reset_n => A_ctrl_ld16.ACLR
reset_n => M_ctrl_ld8_ld16.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => A_ctrl_ld_signed.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => A_ctrl_ld.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => A_ctrl_st.ACLR
reset_n => M_ctrl_ld_st.ACLR
reset_n => M_ctrl_mem.ACLR
reset_n => M_ctrl_dc_index_wb_inv.ACLR
reset_n => A_ctrl_dc_index_wb_inv.ACLR
reset_n => M_ctrl_dc_addr_wb_inv.ACLR
reset_n => A_ctrl_dc_addr_wb_inv.ACLR
reset_n => M_ctrl_dc_index_inv.ACLR
reset_n => A_ctrl_dc_index_inv.ACLR
reset_n => M_ctrl_dc_addr_inv.ACLR
reset_n => A_ctrl_dc_addr_inv.ACLR
reset_n => M_ctrl_dc_nowb_inv.ACLR
reset_n => A_ctrl_dc_nowb_inv.ACLR
reset_n => D_ctrl_a_not_src.ACLR
reset_n => D_ctrl_b_not_src.ACLR
reset_n => D_ctrl_b_is_dst.ACLR
reset_n => D_ctrl_ignore_dst.ACLR
reset_n => M_ctrl_wrctl_inst.ACLR
reset_n => M_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => E_ctrl_late_result.ACLR
reset_n => M_ctrl_late_result.ACLR
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset
E_ci_combo_a[0] <= E_iw[27].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_a[1] <= E_iw[28].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_a[2] <= E_iw[29].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_a[3] <= E_iw[30].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_a[4] <= E_iw[31].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_b[0] <= E_iw[22].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_b[1] <= E_iw[23].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_b[2] <= E_iw[24].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_b[3] <= E_iw[25].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_b[4] <= E_iw[26].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_c[0] <= E_iw[17].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_c[1] <= E_iw[18].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_c[2] <= E_iw[19].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_c[3] <= E_iw[20].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_c[4] <= E_iw[21].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[0] <= E_src1[0].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[1] <= E_src1[1].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[2] <= E_src1[2].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[3] <= E_src1[3].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[4] <= E_src1[4].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[5] <= E_src1[5].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[6] <= E_src1[6].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[7] <= E_src1[7].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[8] <= E_src1[8].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[9] <= E_src1[9].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[10] <= E_src1[10].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[11] <= E_src1[11].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[12] <= E_src1[12].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[13] <= E_src1[13].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[14] <= E_src1[14].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[15] <= E_src1[15].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[16] <= E_src1[16].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[17] <= E_src1[17].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[18] <= E_src1[18].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[19] <= E_src1[19].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[20] <= E_src1[20].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[21] <= E_src1[21].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[22] <= E_src1[22].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[23] <= E_src1[23].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[24] <= E_src1[24].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[25] <= E_src1[25].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[26] <= E_src1[26].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[27] <= E_src1[27].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[28] <= E_src1[28].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[29] <= E_src1[29].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[30] <= E_src1[30].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_dataa[31] <= E_src1[31].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[0] <= E_src2[0].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[1] <= E_src2[1].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[2] <= E_src2[2].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[3] <= E_src2[3].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[4] <= E_src2[4].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[5] <= E_src2[5].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[6] <= E_src2[6].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[7] <= E_src2[7].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[8] <= E_src2[8].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[9] <= E_src2[9].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[10] <= E_src2[10].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[11] <= E_src2[11].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[12] <= E_src2[12].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[13] <= E_src2[13].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[14] <= E_src2[14].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[15] <= E_src2[15].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[16] <= E_src2[16].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[17] <= E_src2[17].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[18] <= E_src2[18].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[19] <= E_src2[19].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[20] <= E_src2[20].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[21] <= E_src2[21].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[22] <= E_src2[22].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[23] <= E_src2[23].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[24] <= E_src2[24].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[25] <= E_src2[25].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[26] <= E_src2[26].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[27] <= E_src2[27].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[28] <= E_src2[28].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[29] <= E_src2[29].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[30] <= E_src2[30].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_datab[31] <= E_src2[31].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_estatus <= A_estatus_reg_pie.DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_ipending[0] <= A_ipending_reg_irq0.DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_ipending[1] <= A_ipending_reg_irq1.DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_ipending[2] <= A_ipending_reg_irq2.DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_ipending[3] <= <GND>
E_ci_combo_ipending[4] <= <GND>
E_ci_combo_ipending[5] <= <GND>
E_ci_combo_ipending[6] <= <GND>
E_ci_combo_ipending[7] <= <GND>
E_ci_combo_ipending[8] <= <GND>
E_ci_combo_ipending[9] <= <GND>
E_ci_combo_ipending[10] <= <GND>
E_ci_combo_ipending[11] <= <GND>
E_ci_combo_ipending[12] <= <GND>
E_ci_combo_ipending[13] <= <GND>
E_ci_combo_ipending[14] <= <GND>
E_ci_combo_ipending[15] <= <GND>
E_ci_combo_ipending[16] <= <GND>
E_ci_combo_ipending[17] <= <GND>
E_ci_combo_ipending[18] <= <GND>
E_ci_combo_ipending[19] <= <GND>
E_ci_combo_ipending[20] <= <GND>
E_ci_combo_ipending[21] <= <GND>
E_ci_combo_ipending[22] <= <GND>
E_ci_combo_ipending[23] <= <GND>
E_ci_combo_ipending[24] <= <GND>
E_ci_combo_ipending[25] <= <GND>
E_ci_combo_ipending[26] <= <GND>
E_ci_combo_ipending[27] <= <GND>
E_ci_combo_ipending[28] <= <GND>
E_ci_combo_ipending[29] <= <GND>
E_ci_combo_ipending[30] <= <GND>
E_ci_combo_ipending[31] <= <GND>
E_ci_combo_n[0] <= E_iw[6].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[1] <= E_iw[7].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[2] <= E_iw[8].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[3] <= E_iw[9].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[4] <= E_iw[10].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[5] <= E_iw[11].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[6] <= E_iw[12].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_n[7] <= E_iw[13].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_readra <= E_iw[16].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_readrb <= E_iw[15].DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_status <= A_status_reg_pie.DB_MAX_OUTPUT_PORT_TYPE
E_ci_combo_writerc <= E_iw[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[0] <= d_address_byte_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address_byte_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address_offset_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address_offset_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address_offset_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address_line_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address_line_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address_line_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address_line_field[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address_line_field[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address_line_field[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address_tag_field[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address_tag_field[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address_tag_field[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address_tag_field[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address_tag_field[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address_tag_field[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address_tag_field[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address_tag_field[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address_tag_field[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address_tag_field[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address_tag_field[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address_tag_field[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address_tag_field[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address_tag_field[13].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= internal_d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= internal_d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= internal_d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= internal_d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= internal_d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= internal_d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= internal_d_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= internal_d_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= internal_d_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= internal_d_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= internal_d_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= internal_d_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= internal_d_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= internal_d_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= internal_d_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= internal_d_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= internal_d_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= internal_d_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= internal_d_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= internal_d_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= internal_d_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= internal_d_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= internal_d_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= internal_d_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= internal_d_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= internal_d_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= internal_d_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= internal_d_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= internal_d_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= internal_d_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= internal_d_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= internal_d_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= internal_d_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= internal_d_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= internal_d_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= internal_d_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= internal_d_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= internal_d_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= <GND>
i_address[1] <= <GND>
i_address[2] <= ic_fill_ap_offset[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= ic_fill_ap_offset[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= ic_fill_ap_offset[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_tag[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_tag[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_tag[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_tag[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= ic_fill_tag[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= ic_fill_tag[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= ic_fill_tag[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= ic_fill_tag[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= ic_fill_tag[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= ic_fill_tag[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= ic_fill_tag[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= ic_fill_tag[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= ic_fill_tag[12].DB_MAX_OUTPUT_PORT_TYPE
i_read <= internal_i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[0]
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[1]
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[2]
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[3]
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[4]
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[5]
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[6]
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[7]
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[8]
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[9]
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[10]
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[11]
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[12]
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[13]
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[14]
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[15]
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[16]
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[17]
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[18]
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[19]
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[20]
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[21]
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[22]
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[23]
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[24]
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[25]
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[26]
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[27]
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[28]
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[29]
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[30]
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata[31]
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN63
E_logic_result[1] => Equal0.IN62
E_logic_result[2] => Equal0.IN61
E_logic_result[3] => Equal0.IN60
E_logic_result[4] => Equal0.IN59
E_logic_result[5] => Equal0.IN58
E_logic_result[6] => Equal0.IN57
E_logic_result[7] => Equal0.IN56
E_logic_result[8] => Equal0.IN55
E_logic_result[9] => Equal0.IN54
E_logic_result[10] => Equal0.IN53
E_logic_result[11] => Equal0.IN52
E_logic_result[12] => Equal0.IN51
E_logic_result[13] => Equal0.IN50
E_logic_result[14] => Equal0.IN49
E_logic_result[15] => Equal0.IN48
E_logic_result[16] => Equal0.IN47
E_logic_result[17] => Equal0.IN46
E_logic_result[18] => Equal0.IN45
E_logic_result[19] => Equal0.IN44
E_logic_result[20] => Equal0.IN43
E_logic_result[21] => Equal0.IN42
E_logic_result[22] => Equal0.IN41
E_logic_result[23] => Equal0.IN40
E_logic_result[24] => Equal0.IN39
E_logic_result[25] => Equal0.IN38
E_logic_result[26] => Equal0.IN37
E_logic_result[27] => Equal0.IN36
E_logic_result[28] => Equal0.IN35
E_logic_result[29] => Equal0.IN34
E_logic_result[30] => Equal0.IN33
E_logic_result[31] => Equal0.IN32
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_vinst[72] => ~NO_FANOUT~
W_vinst[73] => ~NO_FANOUT~
W_vinst[74] => ~NO_FANOUT~
W_vinst[75] => ~NO_FANOUT~
W_vinst[76] => ~NO_FANOUT~
W_vinst[77] => ~NO_FANOUT~
W_vinst[78] => ~NO_FANOUT~
W_vinst[79] => ~NO_FANOUT~
W_vinst[80] => ~NO_FANOUT~
W_vinst[81] => ~NO_FANOUT~
W_vinst[82] => ~NO_FANOUT~
W_vinst[83] => ~NO_FANOUT~
W_vinst[84] => ~NO_FANOUT~
W_vinst[85] => ~NO_FANOUT~
W_vinst[86] => ~NO_FANOUT~
W_vinst[87] => ~NO_FANOUT~
W_vinst[88] => ~NO_FANOUT~
W_vinst[89] => ~NO_FANOUT~
W_vinst[90] => ~NO_FANOUT~
W_vinst[91] => ~NO_FANOUT~
W_vinst[92] => ~NO_FANOUT~
W_vinst[93] => ~NO_FANOUT~
W_vinst[94] => ~NO_FANOUT~
W_vinst[95] => ~NO_FANOUT~
W_vinst[96] => ~NO_FANOUT~
W_vinst[97] => ~NO_FANOUT~
W_vinst[98] => ~NO_FANOUT~
W_vinst[99] => ~NO_FANOUT~
W_vinst[100] => ~NO_FANOUT~
W_vinst[101] => ~NO_FANOUT~
W_vinst[102] => ~NO_FANOUT~
W_vinst[103] => ~NO_FANOUT~
W_vinst[104] => ~NO_FANOUT~
W_vinst[105] => ~NO_FANOUT~
W_vinst[106] => ~NO_FANOUT~
W_vinst[107] => ~NO_FANOUT~
W_vinst[108] => ~NO_FANOUT~
W_vinst[109] => ~NO_FANOUT~
W_vinst[110] => ~NO_FANOUT~
W_vinst[111] => ~NO_FANOUT~
W_vinst[112] => ~NO_FANOUT~
W_vinst[113] => ~NO_FANOUT~
W_vinst[114] => ~NO_FANOUT~
W_vinst[115] => ~NO_FANOUT~
W_vinst[116] => ~NO_FANOUT~
W_vinst[117] => ~NO_FANOUT~
W_vinst[118] => ~NO_FANOUT~
W_vinst[119] => ~NO_FANOUT~
W_vinst[120] => ~NO_FANOUT~
W_vinst[121] => ~NO_FANOUT~
W_vinst[122] => ~NO_FANOUT~
W_vinst[123] => ~NO_FANOUT~
W_vinst[124] => ~NO_FANOUT~
W_vinst[125] => ~NO_FANOUT~
W_vinst[126] => ~NO_FANOUT~
W_vinst[127] => ~NO_FANOUT~
W_vinst[128] => ~NO_FANOUT~
W_vinst[129] => ~NO_FANOUT~
W_vinst[130] => ~NO_FANOUT~
W_vinst[131] => ~NO_FANOUT~
W_vinst[132] => ~NO_FANOUT~
W_vinst[133] => ~NO_FANOUT~
W_vinst[134] => ~NO_FANOUT~
W_vinst[135] => ~NO_FANOUT~
W_vinst[136] => ~NO_FANOUT~
W_vinst[137] => ~NO_FANOUT~
W_vinst[138] => ~NO_FANOUT~
W_vinst[139] => ~NO_FANOUT~
W_vinst[140] => ~NO_FANOUT~
W_vinst[141] => ~NO_FANOUT~
W_vinst[142] => ~NO_FANOUT~
W_vinst[143] => ~NO_FANOUT~
W_vinst[144] => ~NO_FANOUT~
W_vinst[145] => ~NO_FANOUT~
W_vinst[146] => ~NO_FANOUT~
W_vinst[147] => ~NO_FANOUT~
W_vinst[148] => ~NO_FANOUT~
W_vinst[149] => ~NO_FANOUT~
W_vinst[150] => ~NO_FANOUT~
W_vinst[151] => ~NO_FANOUT~
W_vinst[152] => ~NO_FANOUT~
W_vinst[153] => ~NO_FANOUT~
W_vinst[154] => ~NO_FANOUT~
W_vinst[155] => ~NO_FANOUT~
W_vinst[156] => ~NO_FANOUT~
W_vinst[157] => ~NO_FANOUT~
W_vinst[158] => ~NO_FANOUT~
W_vinst[159] => ~NO_FANOUT~
W_vinst[160] => ~NO_FANOUT~
W_vinst[161] => ~NO_FANOUT~
W_vinst[162] => ~NO_FANOUT~
W_vinst[163] => ~NO_FANOUT~
W_vinst[164] => ~NO_FANOUT~
W_vinst[165] => ~NO_FANOUT~
W_vinst[166] => ~NO_FANOUT~
W_vinst[167] => ~NO_FANOUT~
W_vinst[168] => ~NO_FANOUT~
W_vinst[169] => ~NO_FANOUT~
W_vinst[170] => ~NO_FANOUT~
W_vinst[171] => ~NO_FANOUT~
W_vinst[172] => ~NO_FANOUT~
W_vinst[173] => ~NO_FANOUT~
W_vinst[174] => ~NO_FANOUT~
W_vinst[175] => ~NO_FANOUT~
W_vinst[176] => ~NO_FANOUT~
W_vinst[177] => ~NO_FANOUT~
W_vinst[178] => ~NO_FANOUT~
W_vinst[179] => ~NO_FANOUT~
W_vinst[180] => ~NO_FANOUT~
W_vinst[181] => ~NO_FANOUT~
W_vinst[182] => ~NO_FANOUT~
W_vinst[183] => ~NO_FANOUT~
W_vinst[184] => ~NO_FANOUT~
W_vinst[185] => ~NO_FANOUT~
W_vinst[186] => ~NO_FANOUT~
W_vinst[187] => ~NO_FANOUT~
W_vinst[188] => ~NO_FANOUT~
W_vinst[189] => ~NO_FANOUT~
W_vinst[190] => ~NO_FANOUT~
W_vinst[191] => ~NO_FANOUT~
W_vinst[192] => ~NO_FANOUT~
W_vinst[193] => ~NO_FANOUT~
W_vinst[194] => ~NO_FANOUT~
W_vinst[195] => ~NO_FANOUT~
W_vinst[196] => ~NO_FANOUT~
W_vinst[197] => ~NO_FANOUT~
W_vinst[198] => ~NO_FANOUT~
W_vinst[199] => ~NO_FANOUT~
W_vinst[200] => ~NO_FANOUT~
W_vinst[201] => ~NO_FANOUT~
W_vinst[202] => ~NO_FANOUT~
W_vinst[203] => ~NO_FANOUT~
W_vinst[204] => ~NO_FANOUT~
W_vinst[205] => ~NO_FANOUT~
W_vinst[206] => ~NO_FANOUT~
W_vinst[207] => ~NO_FANOUT~
W_vinst[208] => ~NO_FANOUT~
W_vinst[209] => ~NO_FANOUT~
W_vinst[210] => ~NO_FANOUT~
W_vinst[211] => ~NO_FANOUT~
W_vinst[212] => ~NO_FANOUT~
W_vinst[213] => ~NO_FANOUT~
W_vinst[214] => ~NO_FANOUT~
W_vinst[215] => ~NO_FANOUT~
W_vinst[216] => ~NO_FANOUT~
W_vinst[217] => ~NO_FANOUT~
W_vinst[218] => ~NO_FANOUT~
W_vinst[219] => ~NO_FANOUT~
W_vinst[220] => ~NO_FANOUT~
W_vinst[221] => ~NO_FANOUT~
W_vinst[222] => ~NO_FANOUT~
W_vinst[223] => ~NO_FANOUT~
W_vinst[224] => ~NO_FANOUT~
W_vinst[225] => ~NO_FANOUT~
W_vinst[226] => ~NO_FANOUT~
W_vinst[227] => ~NO_FANOUT~
W_vinst[228] => ~NO_FANOUT~
W_vinst[229] => ~NO_FANOUT~
W_vinst[230] => ~NO_FANOUT~
W_vinst[231] => ~NO_FANOUT~
W_vinst[232] => ~NO_FANOUT~
W_vinst[233] => ~NO_FANOUT~
W_vinst[234] => ~NO_FANOUT~
W_vinst[235] => ~NO_FANOUT~
W_vinst[236] => ~NO_FANOUT~
W_vinst[237] => ~NO_FANOUT~
W_vinst[238] => ~NO_FANOUT~
W_vinst[239] => ~NO_FANOUT~
W_vinst[240] => ~NO_FANOUT~
W_vinst[241] => ~NO_FANOUT~
W_vinst[242] => ~NO_FANOUT~
W_vinst[243] => ~NO_FANOUT~
W_vinst[244] => ~NO_FANOUT~
W_vinst[245] => ~NO_FANOUT~
W_vinst[246] => ~NO_FANOUT~
W_vinst[247] => ~NO_FANOUT~
W_vinst[248] => ~NO_FANOUT~
W_vinst[249] => ~NO_FANOUT~
W_vinst[250] => ~NO_FANOUT~
W_vinst[251] => ~NO_FANOUT~
W_vinst[252] => ~NO_FANOUT~
W_vinst[253] => ~NO_FANOUT~
W_vinst[254] => ~NO_FANOUT~
W_vinst[255] => ~NO_FANOUT~
W_vinst[256] => ~NO_FANOUT~
W_vinst[257] => ~NO_FANOUT~
W_vinst[258] => ~NO_FANOUT~
W_vinst[259] => ~NO_FANOUT~
W_vinst[260] => ~NO_FANOUT~
W_vinst[261] => ~NO_FANOUT~
W_vinst[262] => ~NO_FANOUT~
W_vinst[263] => ~NO_FANOUT~
W_vinst[264] => ~NO_FANOUT~
W_vinst[265] => ~NO_FANOUT~
W_vinst[266] => ~NO_FANOUT~
W_vinst[267] => ~NO_FANOUT~
W_vinst[268] => ~NO_FANOUT~
W_vinst[269] => ~NO_FANOUT~
W_vinst[270] => ~NO_FANOUT~
W_vinst[271] => ~NO_FANOUT~
W_vinst[272] => ~NO_FANOUT~
W_vinst[273] => ~NO_FANOUT~
W_vinst[274] => ~NO_FANOUT~
W_vinst[275] => ~NO_FANOUT~
W_vinst[276] => ~NO_FANOUT~
W_vinst[277] => ~NO_FANOUT~
W_vinst[278] => ~NO_FANOUT~
W_vinst[279] => ~NO_FANOUT~
W_vinst[280] => ~NO_FANOUT~
W_vinst[281] => ~NO_FANOUT~
W_vinst[282] => ~NO_FANOUT~
W_vinst[283] => ~NO_FANOUT~
W_vinst[284] => ~NO_FANOUT~
W_vinst[285] => ~NO_FANOUT~
W_vinst[286] => ~NO_FANOUT~
W_vinst[287] => ~NO_FANOUT~
W_vinst[288] => ~NO_FANOUT~
W_vinst[289] => ~NO_FANOUT~
W_vinst[290] => ~NO_FANOUT~
W_vinst[291] => ~NO_FANOUT~
W_vinst[292] => ~NO_FANOUT~
W_vinst[293] => ~NO_FANOUT~
W_vinst[294] => ~NO_FANOUT~
W_vinst[295] => ~NO_FANOUT~
W_vinst[296] => ~NO_FANOUT~
W_vinst[297] => ~NO_FANOUT~
W_vinst[298] => ~NO_FANOUT~
W_vinst[299] => ~NO_FANOUT~
W_vinst[300] => ~NO_FANOUT~
W_vinst[301] => ~NO_FANOUT~
W_vinst[302] => ~NO_FANOUT~
W_vinst[303] => ~NO_FANOUT~
W_vinst[304] => ~NO_FANOUT~
W_vinst[305] => ~NO_FANOUT~
W_vinst[306] => ~NO_FANOUT~
W_vinst[307] => ~NO_FANOUT~
W_vinst[308] => ~NO_FANOUT~
W_vinst[309] => ~NO_FANOUT~
W_vinst[310] => ~NO_FANOUT~
W_vinst[311] => ~NO_FANOUT~
W_vinst[312] => ~NO_FANOUT~
W_vinst[313] => ~NO_FANOUT~
W_vinst[314] => ~NO_FANOUT~
W_vinst[315] => ~NO_FANOUT~
W_vinst[316] => ~NO_FANOUT~
W_vinst[317] => ~NO_FANOUT~
W_vinst[318] => ~NO_FANOUT~
W_vinst[319] => ~NO_FANOUT~
W_vinst[320] => ~NO_FANOUT~
W_vinst[321] => ~NO_FANOUT~
W_vinst[322] => ~NO_FANOUT~
W_vinst[323] => ~NO_FANOUT~
W_vinst[324] => ~NO_FANOUT~
W_vinst[325] => ~NO_FANOUT~
W_vinst[326] => ~NO_FANOUT~
W_vinst[327] => ~NO_FANOUT~
W_vinst[328] => ~NO_FANOUT~
W_vinst[329] => ~NO_FANOUT~
W_vinst[330] => ~NO_FANOUT~
W_vinst[331] => ~NO_FANOUT~
W_vinst[332] => ~NO_FANOUT~
W_vinst[333] => ~NO_FANOUT~
W_vinst[334] => ~NO_FANOUT~
W_vinst[335] => ~NO_FANOUT~
W_vinst[336] => ~NO_FANOUT~
W_vinst[337] => ~NO_FANOUT~
W_vinst[338] => ~NO_FANOUT~
W_vinst[339] => ~NO_FANOUT~
W_vinst[340] => ~NO_FANOUT~
W_vinst[341] => ~NO_FANOUT~
W_vinst[342] => ~NO_FANOUT~
W_vinst[343] => ~NO_FANOUT~
W_vinst[344] => ~NO_FANOUT~
W_vinst[345] => ~NO_FANOUT~
W_vinst[346] => ~NO_FANOUT~
W_vinst[347] => ~NO_FANOUT~
W_vinst[348] => ~NO_FANOUT~
W_vinst[349] => ~NO_FANOUT~
W_vinst[350] => ~NO_FANOUT~
W_vinst[351] => ~NO_FANOUT~
W_vinst[352] => ~NO_FANOUT~
W_vinst[353] => ~NO_FANOUT~
W_vinst[354] => ~NO_FANOUT~
W_vinst[355] => ~NO_FANOUT~
W_vinst[356] => ~NO_FANOUT~
W_vinst[357] => ~NO_FANOUT~
W_vinst[358] => ~NO_FANOUT~
W_vinst[359] => ~NO_FANOUT~
W_vinst[360] => ~NO_FANOUT~
W_vinst[361] => ~NO_FANOUT~
W_vinst[362] => ~NO_FANOUT~
W_vinst[363] => ~NO_FANOUT~
W_vinst[364] => ~NO_FANOUT~
W_vinst[365] => ~NO_FANOUT~
W_vinst[366] => ~NO_FANOUT~
W_vinst[367] => ~NO_FANOUT~
W_vinst[368] => ~NO_FANOUT~
W_vinst[369] => ~NO_FANOUT~
W_vinst[370] => ~NO_FANOUT~
W_vinst[371] => ~NO_FANOUT~
W_vinst[372] => ~NO_FANOUT~
W_vinst[373] => ~NO_FANOUT~
W_vinst[374] => ~NO_FANOUT~
W_vinst[375] => ~NO_FANOUT~
W_vinst[376] => ~NO_FANOUT~
W_vinst[377] => ~NO_FANOUT~
W_vinst[378] => ~NO_FANOUT~
W_vinst[379] => ~NO_FANOUT~
W_vinst[380] => ~NO_FANOUT~
W_vinst[381] => ~NO_FANOUT~
W_vinst[382] => ~NO_FANOUT~
W_vinst[383] => ~NO_FANOUT~
W_vinst[384] => ~NO_FANOUT~
W_vinst[385] => ~NO_FANOUT~
W_vinst[386] => ~NO_FANOUT~
W_vinst[387] => ~NO_FANOUT~
W_vinst[388] => ~NO_FANOUT~
W_vinst[389] => ~NO_FANOUT~
W_vinst[390] => ~NO_FANOUT~
W_vinst[391] => ~NO_FANOUT~
W_vinst[392] => ~NO_FANOUT~
W_vinst[393] => ~NO_FANOUT~
W_vinst[394] => ~NO_FANOUT~
W_vinst[395] => ~NO_FANOUT~
W_vinst[396] => ~NO_FANOUT~
W_vinst[397] => ~NO_FANOUT~
W_vinst[398] => ~NO_FANOUT~
W_vinst[399] => ~NO_FANOUT~
W_vinst[400] => ~NO_FANOUT~
W_vinst[401] => ~NO_FANOUT~
W_vinst[402] => ~NO_FANOUT~
W_vinst[403] => ~NO_FANOUT~
W_vinst[404] => ~NO_FANOUT~
W_vinst[405] => ~NO_FANOUT~
W_vinst[406] => ~NO_FANOUT~
W_vinst[407] => ~NO_FANOUT~
W_vinst[408] => ~NO_FANOUT~
W_vinst[409] => ~NO_FANOUT~
W_vinst[410] => ~NO_FANOUT~
W_vinst[411] => ~NO_FANOUT~
W_vinst[412] => ~NO_FANOUT~
W_vinst[413] => ~NO_FANOUT~
W_vinst[414] => ~NO_FANOUT~
W_vinst[415] => ~NO_FANOUT~
W_vinst[416] => ~NO_FANOUT~
W_vinst[417] => ~NO_FANOUT~
W_vinst[418] => ~NO_FANOUT~
W_vinst[419] => ~NO_FANOUT~
W_vinst[420] => ~NO_FANOUT~
W_vinst[421] => ~NO_FANOUT~
W_vinst[422] => ~NO_FANOUT~
W_vinst[423] => ~NO_FANOUT~
W_vinst[424] => ~NO_FANOUT~
W_vinst[425] => ~NO_FANOUT~
W_vinst[426] => ~NO_FANOUT~
W_vinst[427] => ~NO_FANOUT~
W_vinst[428] => ~NO_FANOUT~
W_vinst[429] => ~NO_FANOUT~
W_vinst[430] => ~NO_FANOUT~
W_vinst[431] => ~NO_FANOUT~
W_vinst[432] => ~NO_FANOUT~
W_vinst[433] => ~NO_FANOUT~
W_vinst[434] => ~NO_FANOUT~
W_vinst[435] => ~NO_FANOUT~
W_vinst[436] => ~NO_FANOUT~
W_vinst[437] => ~NO_FANOUT~
W_vinst[438] => ~NO_FANOUT~
W_vinst[439] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_d5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_d5g1:auto_generated.rden_b
data_a[0] => altsyncram_d5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_d5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_d5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_d5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_d5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_d5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_d5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_d5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_d5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_d5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_d5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_d5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_d5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_d5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_d5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_d5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_d5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_d5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_d5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_d5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_d5g1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_d5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_d5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_d5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_d5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_d5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_d5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_d5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_d5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_d5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_d5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_d5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_d5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_d5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_d5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_d5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_d5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_d5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_d5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_d5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_d5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_d5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_d5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_d5g1:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_2ef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ef1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ef1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ef1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ef1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ef1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ef1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ef1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ef1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ef1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ef1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ef1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ef1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ef1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ef1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ef1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ef1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2ef1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ef1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ef1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ef1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ef1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ef1:auto_generated.address_a[5]
address_b[0] => altsyncram_2ef1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ef1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ef1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ef1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ef1:auto_generated.address_b[4]
address_b[5] => altsyncram_2ef1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2ef1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ef1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ef1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ef1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ef1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ef1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ef1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ef1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2ef1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2ef1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2ef1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2ef1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2ef1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2ef1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2ef1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2ef1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wren => altsyncram:the_altsyncram.wren_a
q[0] <= altsyncram:the_altsyncram.q_b[0]
q[1] <= altsyncram:the_altsyncram.q_b[1]
q[2] <= altsyncram:the_altsyncram.q_b[2]
q[3] <= altsyncram:the_altsyncram.q_b[3]
q[4] <= altsyncram:the_altsyncram.q_b[4]
q[5] <= altsyncram:the_altsyncram.q_b[5]
q[6] <= altsyncram:the_altsyncram.q_b[6]
q[7] <= altsyncram:the_altsyncram.q_b[7]
q[8] <= altsyncram:the_altsyncram.q_b[8]
q[9] <= altsyncram:the_altsyncram.q_b[9]
q[10] <= altsyncram:the_altsyncram.q_b[10]
q[11] <= altsyncram:the_altsyncram.q_b[11]
q[12] <= altsyncram:the_altsyncram.q_b[12]
q[13] <= altsyncram:the_altsyncram.q_b[13]
q[14] <= altsyncram:the_altsyncram.q_b[14]
q[15] <= altsyncram:the_altsyncram.q_b[15]
q[16] <= altsyncram:the_altsyncram.q_b[16]
q[17] <= altsyncram:the_altsyncram.q_b[17]
q[18] <= altsyncram:the_altsyncram.q_b[18]
q[19] <= altsyncram:the_altsyncram.q_b[19]
q[20] <= altsyncram:the_altsyncram.q_b[20]
q[21] <= altsyncram:the_altsyncram.q_b[21]
q[22] <= altsyncram:the_altsyncram.q_b[22]
q[23] <= altsyncram:the_altsyncram.q_b[23]
q[24] <= altsyncram:the_altsyncram.q_b[24]
q[25] <= altsyncram:the_altsyncram.q_b[25]
q[26] <= altsyncram:the_altsyncram.q_b[26]
q[27] <= altsyncram:the_altsyncram.q_b[27]
q[28] <= altsyncram:the_altsyncram.q_b[28]
q[29] <= altsyncram:the_altsyncram.q_b[29]
q[30] <= altsyncram:the_altsyncram.q_b[30]
q[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => altmult_add:the_altmult_add_part_1.dataa[0]
A_mul_src1[1] => altmult_add:the_altmult_add_part_1.dataa[1]
A_mul_src1[2] => altmult_add:the_altmult_add_part_1.dataa[2]
A_mul_src1[3] => altmult_add:the_altmult_add_part_1.dataa[3]
A_mul_src1[4] => altmult_add:the_altmult_add_part_1.dataa[4]
A_mul_src1[5] => altmult_add:the_altmult_add_part_1.dataa[5]
A_mul_src1[6] => altmult_add:the_altmult_add_part_1.dataa[6]
A_mul_src1[7] => altmult_add:the_altmult_add_part_1.dataa[7]
A_mul_src1[8] => altmult_add:the_altmult_add_part_1.dataa[8]
A_mul_src1[9] => altmult_add:the_altmult_add_part_1.dataa[9]
A_mul_src1[10] => altmult_add:the_altmult_add_part_1.dataa[10]
A_mul_src1[11] => altmult_add:the_altmult_add_part_1.dataa[11]
A_mul_src1[12] => altmult_add:the_altmult_add_part_1.dataa[12]
A_mul_src1[13] => altmult_add:the_altmult_add_part_1.dataa[13]
A_mul_src1[14] => altmult_add:the_altmult_add_part_1.dataa[14]
A_mul_src1[15] => altmult_add:the_altmult_add_part_1.dataa[15]
A_mul_src1[16] => altmult_add:the_altmult_add_part_2.dataa[0]
A_mul_src1[17] => altmult_add:the_altmult_add_part_2.dataa[1]
A_mul_src1[18] => altmult_add:the_altmult_add_part_2.dataa[2]
A_mul_src1[19] => altmult_add:the_altmult_add_part_2.dataa[3]
A_mul_src1[20] => altmult_add:the_altmult_add_part_2.dataa[4]
A_mul_src1[21] => altmult_add:the_altmult_add_part_2.dataa[5]
A_mul_src1[22] => altmult_add:the_altmult_add_part_2.dataa[6]
A_mul_src1[23] => altmult_add:the_altmult_add_part_2.dataa[7]
A_mul_src1[24] => altmult_add:the_altmult_add_part_2.dataa[8]
A_mul_src1[25] => altmult_add:the_altmult_add_part_2.dataa[9]
A_mul_src1[26] => altmult_add:the_altmult_add_part_2.dataa[10]
A_mul_src1[27] => altmult_add:the_altmult_add_part_2.dataa[11]
A_mul_src1[28] => altmult_add:the_altmult_add_part_2.dataa[12]
A_mul_src1[29] => altmult_add:the_altmult_add_part_2.dataa[13]
A_mul_src1[30] => altmult_add:the_altmult_add_part_2.dataa[14]
A_mul_src1[31] => altmult_add:the_altmult_add_part_2.dataa[15]
A_mul_src2[0] => altmult_add:the_altmult_add_part_1.datab[0]
A_mul_src2[0] => altmult_add:the_altmult_add_part_2.datab[0]
A_mul_src2[1] => altmult_add:the_altmult_add_part_1.datab[1]
A_mul_src2[1] => altmult_add:the_altmult_add_part_2.datab[1]
A_mul_src2[2] => altmult_add:the_altmult_add_part_1.datab[2]
A_mul_src2[2] => altmult_add:the_altmult_add_part_2.datab[2]
A_mul_src2[3] => altmult_add:the_altmult_add_part_1.datab[3]
A_mul_src2[3] => altmult_add:the_altmult_add_part_2.datab[3]
A_mul_src2[4] => altmult_add:the_altmult_add_part_1.datab[4]
A_mul_src2[4] => altmult_add:the_altmult_add_part_2.datab[4]
A_mul_src2[5] => altmult_add:the_altmult_add_part_1.datab[5]
A_mul_src2[5] => altmult_add:the_altmult_add_part_2.datab[5]
A_mul_src2[6] => altmult_add:the_altmult_add_part_1.datab[6]
A_mul_src2[6] => altmult_add:the_altmult_add_part_2.datab[6]
A_mul_src2[7] => altmult_add:the_altmult_add_part_1.datab[7]
A_mul_src2[7] => altmult_add:the_altmult_add_part_2.datab[7]
A_mul_src2[8] => altmult_add:the_altmult_add_part_1.datab[8]
A_mul_src2[8] => altmult_add:the_altmult_add_part_2.datab[8]
A_mul_src2[9] => altmult_add:the_altmult_add_part_1.datab[9]
A_mul_src2[9] => altmult_add:the_altmult_add_part_2.datab[9]
A_mul_src2[10] => altmult_add:the_altmult_add_part_1.datab[10]
A_mul_src2[10] => altmult_add:the_altmult_add_part_2.datab[10]
A_mul_src2[11] => altmult_add:the_altmult_add_part_1.datab[11]
A_mul_src2[11] => altmult_add:the_altmult_add_part_2.datab[11]
A_mul_src2[12] => altmult_add:the_altmult_add_part_1.datab[12]
A_mul_src2[12] => altmult_add:the_altmult_add_part_2.datab[12]
A_mul_src2[13] => altmult_add:the_altmult_add_part_1.datab[13]
A_mul_src2[13] => altmult_add:the_altmult_add_part_2.datab[13]
A_mul_src2[14] => altmult_add:the_altmult_add_part_1.datab[14]
A_mul_src2[14] => altmult_add:the_altmult_add_part_2.datab[14]
A_mul_src2[15] => altmult_add:the_altmult_add_part_1.datab[15]
A_mul_src2[15] => altmult_add:the_altmult_add_part_2.datab[15]
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => altmult_add:the_altmult_add_part_1.clock0
clk => altmult_add:the_altmult_add_part_2.clock0
reset_n => altmult_add:the_altmult_add_part_1.aclr0
reset_n => altmult_add:the_altmult_add_part_2.aclr0
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result[0]
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result[1]
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result[2]
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result[3]
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result[4]
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result[5]
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result[6]
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result[7]
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result[8]
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result[9]
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result[10]
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result[11]
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result[12]
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result[13]
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result[14]
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result[15]
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_cmp_result
A_ctrl_exception => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_ctrl_exception
A_ctrl_ld => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_ld
A_ctrl_st => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_st
A_en => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_en
A_en => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_en
A_mem_baddr[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[0]
A_mem_baddr[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[1]
A_mem_baddr[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[2]
A_mem_baddr[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[3]
A_mem_baddr[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[4]
A_mem_baddr[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[5]
A_mem_baddr[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[6]
A_mem_baddr[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[7]
A_mem_baddr[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[8]
A_mem_baddr[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[9]
A_mem_baddr[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[10]
A_mem_baddr[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[11]
A_mem_baddr[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[12]
A_mem_baddr[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[13]
A_mem_baddr[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[14]
A_mem_baddr[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[15]
A_mem_baddr[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[16]
A_mem_baddr[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[17]
A_mem_baddr[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[18]
A_mem_baddr[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[19]
A_mem_baddr[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[20]
A_mem_baddr[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[21]
A_mem_baddr[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[22]
A_mem_baddr[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[23]
A_mem_baddr[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[24]
A_op_beq => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_beq
A_op_bge => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bge
A_op_bgeu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bgeu
A_op_blt => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_blt
A_op_bltu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bltu
A_op_bne => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bne
A_op_br => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_br
A_op_bret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bret
A_op_call => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_call
A_op_callr => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_callr
A_op_eret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_eret
A_op_jmp => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmp
A_op_jmpi => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmpi
A_op_ret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_ret
A_pcb[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[0]
A_pcb[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[1]
A_pcb[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[2]
A_pcb[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[3]
A_pcb[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[4]
A_pcb[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[5]
A_pcb[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[6]
A_pcb[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[7]
A_pcb[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[8]
A_pcb[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[9]
A_pcb[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[10]
A_pcb[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[11]
A_pcb[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[12]
A_pcb[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[13]
A_pcb[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[14]
A_pcb[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[15]
A_pcb[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[16]
A_pcb[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[17]
A_pcb[18] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[18]
A_pcb[19] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[19]
A_pcb[20] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[20]
A_pcb[21] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[21]
A_pcb[22] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[22]
A_pcb[23] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[23]
A_pcb[24] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[24]
A_st_data[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[0]
A_st_data[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[1]
A_st_data[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[2]
A_st_data[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[3]
A_st_data[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[4]
A_st_data[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[5]
A_st_data[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[6]
A_st_data[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[7]
A_st_data[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[8]
A_st_data[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[9]
A_st_data[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[10]
A_st_data[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[11]
A_st_data[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[12]
A_st_data[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[13]
A_st_data[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[14]
A_st_data[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[15]
A_st_data[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[16]
A_st_data[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[17]
A_st_data[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[18]
A_st_data[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[19]
A_st_data[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[20]
A_st_data[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[21]
A_st_data[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[22]
A_st_data[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[23]
A_st_data[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[24]
A_st_data[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[25]
A_st_data[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[26]
A_st_data[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[27]
A_st_data[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[28]
A_st_data[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[29]
A_st_data[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[30]
A_st_data[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[31]
A_valid => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_valid
A_valid => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_valid
A_wr_data_filtered[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[0]
A_wr_data_filtered[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[0]
A_wr_data_filtered[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[1]
A_wr_data_filtered[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[1]
A_wr_data_filtered[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[2]
A_wr_data_filtered[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[2]
A_wr_data_filtered[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[3]
A_wr_data_filtered[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[3]
A_wr_data_filtered[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[4]
A_wr_data_filtered[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[4]
A_wr_data_filtered[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[5]
A_wr_data_filtered[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[5]
A_wr_data_filtered[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[6]
A_wr_data_filtered[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[6]
A_wr_data_filtered[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[7]
A_wr_data_filtered[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[7]
A_wr_data_filtered[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[8]
A_wr_data_filtered[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[8]
A_wr_data_filtered[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[9]
A_wr_data_filtered[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[9]
A_wr_data_filtered[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[10]
A_wr_data_filtered[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[10]
A_wr_data_filtered[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[11]
A_wr_data_filtered[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[11]
A_wr_data_filtered[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[12]
A_wr_data_filtered[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[12]
A_wr_data_filtered[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[13]
A_wr_data_filtered[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[13]
A_wr_data_filtered[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[14]
A_wr_data_filtered[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[14]
A_wr_data_filtered[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[15]
A_wr_data_filtered[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[15]
A_wr_data_filtered[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[16]
A_wr_data_filtered[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[16]
A_wr_data_filtered[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[17]
A_wr_data_filtered[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[17]
A_wr_data_filtered[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[18]
A_wr_data_filtered[18] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[18]
A_wr_data_filtered[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[19]
A_wr_data_filtered[19] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[19]
A_wr_data_filtered[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[20]
A_wr_data_filtered[20] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[20]
A_wr_data_filtered[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[21]
A_wr_data_filtered[21] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[21]
A_wr_data_filtered[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[22]
A_wr_data_filtered[22] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[22]
A_wr_data_filtered[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[23]
A_wr_data_filtered[23] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[23]
A_wr_data_filtered[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[24]
A_wr_data_filtered[24] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[24]
A_wr_data_filtered[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[25]
A_wr_data_filtered[25] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[25]
A_wr_data_filtered[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[26]
A_wr_data_filtered[26] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[26]
A_wr_data_filtered[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[27]
A_wr_data_filtered[27] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[27]
A_wr_data_filtered[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[28]
A_wr_data_filtered[28] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[28]
A_wr_data_filtered[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[29]
A_wr_data_filtered[29] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[29]
A_wr_data_filtered[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[30]
A_wr_data_filtered[30] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[30]
A_wr_data_filtered[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[31]
A_wr_data_filtered[31] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[31]
D_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.D_en
E_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_en
E_valid => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[22]
M_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.M_en
address[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[0]
address[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[0]
address[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[1]
address[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[1]
address[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[2]
address[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[2]
address[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[3]
address[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[3]
address[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[4]
address[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[4]
address[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[5]
address[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[5]
address[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[6]
address[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[6]
address[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[7]
address[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[8]
address[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[8]
begintransfer => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.begintransfer
byteenable[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[3]
chipselect => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.chipselect
chipselect => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.chipselect
clk => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.clk
clk => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.clk
clk => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.clk
clk => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.clk
clk => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.clk
clk => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.clk
clk => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.clk
clk => cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace.clk
clk => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.clk
clk => cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib.clk
clk => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.clk
clk => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.clk
debugaccess => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.debugaccess
debugaccess => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.hbreak_enabled
reset => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.reset
reset_n => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.reset_n
reset_n => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.reset_n
reset_n => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.reset_n
reset_n => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.reset_n
reset_n => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.reset_n
reset_n => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.reset_n
reset_n => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.reset_n
reset_n => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.reset_n
test_ending => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_ending
test_has_ended => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_has_ended
write => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.write
write => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.write
writedata[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[0]
writedata[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[1]
writedata[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[2]
writedata[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[3]
writedata[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[4]
writedata[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[5]
writedata[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[6]
writedata[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[7]
writedata[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[8]
writedata[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[9]
writedata[9] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[10]
writedata[10] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[11]
writedata[11] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[12]
writedata[12] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[13]
writedata[13] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[14]
writedata[14] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[15]
writedata[15] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[16]
writedata[16] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[17]
writedata[17] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[18]
writedata[18] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[19]
writedata[19] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[20]
writedata[20] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[21]
writedata[21] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[22]
writedata[22] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[23]
writedata[23] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[24]
writedata[24] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[25]
writedata[25] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[26]
writedata[26] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[27]
writedata[27] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[28]
writedata[28] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[29]
writedata[29] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[30]
writedata[30] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[31]
writedata[31] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[31]
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.debugack
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[0]
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[1]
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[2]
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[3]
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[4]
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[5]
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[6]
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[7]
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[8]
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[9]
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[10]
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[11]
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[12]
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[13]
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[14]
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[15]
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[16]
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[17]
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[18]
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[19]
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[20]
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[21]
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[22]
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[23]
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[24]
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[25]
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[26]
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[27]
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[28]
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[29]
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[30]
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable[31]
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.resetrequest


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6.IN0
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input6.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6.IN1
writedata[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[31]
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[0]
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[1]
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[2]
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[3]
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[4]
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[5]
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[6]
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[7]
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[8]
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[9]
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[10]
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[11]
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[12]
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[13]
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[14]
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[15]
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[16]
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[17]
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[18]
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[19]
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[20]
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[21]
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[22]
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[23]
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[24]
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[25]
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[26]
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[27]
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[28]
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[29]
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[30]
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[3].ACLR
reset_n => internal_oci_ienable1[4].ACLR
reset_n => internal_oci_ienable1[5].ACLR
reset_n => internal_oci_ienable1[6].ACLR
reset_n => internal_oci_ienable1[7].ACLR
reset_n => internal_oci_ienable1[8].ACLR
reset_n => internal_oci_ienable1[9].ACLR
reset_n => internal_oci_ienable1[10].ACLR
reset_n => internal_oci_ienable1[11].ACLR
reset_n => internal_oci_ienable1[12].ACLR
reset_n => internal_oci_ienable1[13].ACLR
reset_n => internal_oci_ienable1[14].ACLR
reset_n => internal_oci_ienable1[15].ACLR
reset_n => internal_oci_ienable1[16].ACLR
reset_n => internal_oci_ienable1[17].ACLR
reset_n => internal_oci_ienable1[18].ACLR
reset_n => internal_oci_ienable1[19].ACLR
reset_n => internal_oci_ienable1[20].ACLR
reset_n => internal_oci_ienable1[21].ACLR
reset_n => internal_oci_ienable1[22].ACLR
reset_n => internal_oci_ienable1[23].ACLR
reset_n => internal_oci_ienable1[24].ACLR
reset_n => internal_oci_ienable1[25].ACLR
reset_n => internal_oci_ienable1[26].ACLR
reset_n => internal_oci_ienable1[27].ACLR
reset_n => internal_oci_ienable1[28].ACLR
reset_n => internal_oci_ienable1[29].ACLR
reset_n => internal_oci_ienable1[30].ACLR
reset_n => internal_oci_ienable1[31].ACLR
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => internal_oci_ienable1[2].DATAIN
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= internal_oci_ienable1[0].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= internal_oci_ienable1[1].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= internal_oci_ienable1[2].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= internal_oci_ienable1[3].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= internal_oci_ienable1[4].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= internal_oci_ienable1[5].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= internal_oci_ienable1[6].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= internal_oci_ienable1[7].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= internal_oci_ienable1[8].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= internal_oci_ienable1[9].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= internal_oci_ienable1[10].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= internal_oci_ienable1[11].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= internal_oci_ienable1[12].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= internal_oci_ienable1[13].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= internal_oci_ienable1[14].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= internal_oci_ienable1[15].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= internal_oci_ienable1[16].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= internal_oci_ienable1[17].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= internal_oci_ienable1[18].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= internal_oci_ienable1[19].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= internal_oci_ienable1[20].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= internal_oci_ienable1[21].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= internal_oci_ienable1[22].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= internal_oci_ienable1[23].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= internal_oci_ienable1[24].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= internal_oci_ienable1[25].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= internal_oci_ienable1[26].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= internal_oci_ienable1[27].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= internal_oci_ienable1[28].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= internal_oci_ienable1[29].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= internal_oci_ienable1[30].DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= internal_oci_ienable1[31].DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= internal_oci_single_step_mode1.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= internal_take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_2.IN0
dbrk_goto1 => process_2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_2.IN1
xbrk_goto1 => process_2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => internal_cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => internal_cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
debugack => A_WE_StdLogic.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => internal_dbrk_break.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= internal_cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= internal_dbrk_break.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => internal_dct_count[0].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[29].CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => internal_dct_count[0].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0].DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1].DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2].DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3].DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[0]
dct_count[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[1]
dct_count[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[2]
dct_count[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_ending
test_has_ended => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_has_ended
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8
compute_tm_count[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => module_input11.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[35]
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= internal_trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b
q_a[0] <= altsyncram:the_altsyncram.q_a[0]
q_a[1] <= altsyncram:the_altsyncram.q_a[1]
q_a[2] <= altsyncram:the_altsyncram.q_a[2]
q_a[3] <= altsyncram:the_altsyncram.q_a[3]
q_a[4] <= altsyncram:the_altsyncram.q_a[4]
q_a[5] <= altsyncram:the_altsyncram.q_a[5]
q_a[6] <= altsyncram:the_altsyncram.q_a[6]
q_a[7] <= altsyncram:the_altsyncram.q_a[7]
q_a[8] <= altsyncram:the_altsyncram.q_a[8]
q_a[9] <= altsyncram:the_altsyncram.q_a[9]
q_a[10] <= altsyncram:the_altsyncram.q_a[10]
q_a[11] <= altsyncram:the_altsyncram.q_a[11]
q_a[12] <= altsyncram:the_altsyncram.q_a[12]
q_a[13] <= altsyncram:the_altsyncram.q_a[13]
q_a[14] <= altsyncram:the_altsyncram.q_a[14]
q_a[15] <= altsyncram:the_altsyncram.q_a[15]
q_a[16] <= altsyncram:the_altsyncram.q_a[16]
q_a[17] <= altsyncram:the_altsyncram.q_a[17]
q_a[18] <= altsyncram:the_altsyncram.q_a[18]
q_a[19] <= altsyncram:the_altsyncram.q_a[19]
q_a[20] <= altsyncram:the_altsyncram.q_a[20]
q_a[21] <= altsyncram:the_altsyncram.q_a[21]
q_a[22] <= altsyncram:the_altsyncram.q_a[22]
q_a[23] <= altsyncram:the_altsyncram.q_a[23]
q_a[24] <= altsyncram:the_altsyncram.q_a[24]
q_a[25] <= altsyncram:the_altsyncram.q_a[25]
q_a[26] <= altsyncram:the_altsyncram.q_a[26]
q_a[27] <= altsyncram:the_altsyncram.q_a[27]
q_a[28] <= altsyncram:the_altsyncram.q_a[28]
q_a[29] <= altsyncram:the_altsyncram.q_a[29]
q_a[30] <= altsyncram:the_altsyncram.q_a[30]
q_a[31] <= altsyncram:the_altsyncram.q_a[31]
q_a[32] <= altsyncram:the_altsyncram.q_a[32]
q_a[33] <= altsyncram:the_altsyncram.q_a[33]
q_a[34] <= altsyncram:the_altsyncram.q_a[34]
q_a[35] <= altsyncram:the_altsyncram.q_a[35]
q_b[0] <= altsyncram:the_altsyncram.q_b[0]
q_b[1] <= altsyncram:the_altsyncram.q_b[1]
q_b[2] <= altsyncram:the_altsyncram.q_b[2]
q_b[3] <= altsyncram:the_altsyncram.q_b[3]
q_b[4] <= altsyncram:the_altsyncram.q_b[4]
q_b[5] <= altsyncram:the_altsyncram.q_b[5]
q_b[6] <= altsyncram:the_altsyncram.q_b[6]
q_b[7] <= altsyncram:the_altsyncram.q_b[7]
q_b[8] <= altsyncram:the_altsyncram.q_b[8]
q_b[9] <= altsyncram:the_altsyncram.q_b[9]
q_b[10] <= altsyncram:the_altsyncram.q_b[10]
q_b[11] <= altsyncram:the_altsyncram.q_b[11]
q_b[12] <= altsyncram:the_altsyncram.q_b[12]
q_b[13] <= altsyncram:the_altsyncram.q_b[13]
q_b[14] <= altsyncram:the_altsyncram.q_b[14]
q_b[15] <= altsyncram:the_altsyncram.q_b[15]
q_b[16] <= altsyncram:the_altsyncram.q_b[16]
q_b[17] <= altsyncram:the_altsyncram.q_b[17]
q_b[18] <= altsyncram:the_altsyncram.q_b[18]
q_b[19] <= altsyncram:the_altsyncram.q_b[19]
q_b[20] <= altsyncram:the_altsyncram.q_b[20]
q_b[21] <= altsyncram:the_altsyncram.q_b[21]
q_b[22] <= altsyncram:the_altsyncram.q_b[22]
q_b[23] <= altsyncram:the_altsyncram.q_b[23]
q_b[24] <= altsyncram:the_altsyncram.q_b[24]
q_b[25] <= altsyncram:the_altsyncram.q_b[25]
q_b[26] <= altsyncram:the_altsyncram.q_b[26]
q_b[27] <= altsyncram:the_altsyncram.q_b[27]
q_b[28] <= altsyncram:the_altsyncram.q_b[28]
q_b[29] <= altsyncram:the_altsyncram.q_b[29]
q_b[30] <= altsyncram:the_altsyncram.q_b[30]
q_b[31] <= altsyncram:the_altsyncram.q_b[31]
q_b[32] <= altsyncram:the_altsyncram.q_b[32]
q_b[33] <= altsyncram:the_altsyncram.q_b[33]
q_b[34] <= altsyncram:the_altsyncram.q_b[34]
q_b[35] <= altsyncram:the_altsyncram.q_b[35]


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[31]
clk => cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.debugack
monitor_error => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_ready
reset_n => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.reset_n
resetlatch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_on
trc_wrap => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigger_state_1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[0]
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[1]
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[2]
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[3]
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[4]
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[5]
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[6]
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[7]
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[8]
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[9]
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[10]
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[11]
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[12]
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[13]
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[14]
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[15]
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[16]
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[17]
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[18]
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[19]
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[20]
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[21]
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[22]
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[23]
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[24]
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[25]
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[26]
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[27]
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[28]
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[29]
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[30]
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[31]
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[32]
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[33]
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[34]
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[35]
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[36]
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo[37]
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8].DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9].DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10].DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11].DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12].DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13].DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14].DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15].DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16].DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17].DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18].DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19].DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20].DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21].DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22].DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23].DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24].DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25].DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26].DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27].DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28].DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29].DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30].DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31].DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32].DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33].DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34].DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35].DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36].DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37].DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= internal_sr[0].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => sync2_uir.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => sync2_udr.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din
jdo[0] <= jdo[0].DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1].DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2].DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3].DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4].DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5].DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6].DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7].DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8].DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9].DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10].DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11].DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12].DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13].DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14].DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15].DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16].DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17].DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18].DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19].DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20].DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21].DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22].DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23].DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24].DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25].DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26].DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27].DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28].DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29].DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30].DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31].DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32].DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33].DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34].DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35].DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36].DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37].DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0
clk => ~NO_FANOUT~
cpu_0_custom_instruction_master_combo_dataa[0] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[0].DATAIN
cpu_0_custom_instruction_master_combo_dataa[1] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[1].DATAIN
cpu_0_custom_instruction_master_combo_dataa[2] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[2].DATAIN
cpu_0_custom_instruction_master_combo_dataa[3] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[3].DATAIN
cpu_0_custom_instruction_master_combo_dataa[4] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[4].DATAIN
cpu_0_custom_instruction_master_combo_dataa[5] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[5].DATAIN
cpu_0_custom_instruction_master_combo_dataa[6] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[6].DATAIN
cpu_0_custom_instruction_master_combo_dataa[7] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[7].DATAIN
cpu_0_custom_instruction_master_combo_dataa[8] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[8].DATAIN
cpu_0_custom_instruction_master_combo_dataa[9] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[9].DATAIN
cpu_0_custom_instruction_master_combo_dataa[10] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[10].DATAIN
cpu_0_custom_instruction_master_combo_dataa[11] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[11].DATAIN
cpu_0_custom_instruction_master_combo_dataa[12] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[12].DATAIN
cpu_0_custom_instruction_master_combo_dataa[13] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[13].DATAIN
cpu_0_custom_instruction_master_combo_dataa[14] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[14].DATAIN
cpu_0_custom_instruction_master_combo_dataa[15] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[15].DATAIN
cpu_0_custom_instruction_master_combo_dataa[16] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[16].DATAIN
cpu_0_custom_instruction_master_combo_dataa[17] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[17].DATAIN
cpu_0_custom_instruction_master_combo_dataa[18] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[18].DATAIN
cpu_0_custom_instruction_master_combo_dataa[19] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[19].DATAIN
cpu_0_custom_instruction_master_combo_dataa[20] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[20].DATAIN
cpu_0_custom_instruction_master_combo_dataa[21] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[21].DATAIN
cpu_0_custom_instruction_master_combo_dataa[22] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[22].DATAIN
cpu_0_custom_instruction_master_combo_dataa[23] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[23].DATAIN
cpu_0_custom_instruction_master_combo_dataa[24] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[24].DATAIN
cpu_0_custom_instruction_master_combo_dataa[25] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[25].DATAIN
cpu_0_custom_instruction_master_combo_dataa[26] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[26].DATAIN
cpu_0_custom_instruction_master_combo_dataa[27] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[27].DATAIN
cpu_0_custom_instruction_master_combo_dataa[28] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[28].DATAIN
cpu_0_custom_instruction_master_combo_dataa[29] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[29].DATAIN
cpu_0_custom_instruction_master_combo_dataa[30] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[30].DATAIN
cpu_0_custom_instruction_master_combo_dataa[31] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[31].DATAIN
cpu_0_custom_instruction_master_combo_datab[0] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[0].DATAIN
cpu_0_custom_instruction_master_combo_datab[1] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[1].DATAIN
cpu_0_custom_instruction_master_combo_datab[2] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[2].DATAIN
cpu_0_custom_instruction_master_combo_datab[3] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[3].DATAIN
cpu_0_custom_instruction_master_combo_datab[4] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[4].DATAIN
cpu_0_custom_instruction_master_combo_datab[5] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[5].DATAIN
cpu_0_custom_instruction_master_combo_datab[6] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[6].DATAIN
cpu_0_custom_instruction_master_combo_datab[7] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[7].DATAIN
cpu_0_custom_instruction_master_combo_datab[8] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[8].DATAIN
cpu_0_custom_instruction_master_combo_datab[9] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[9].DATAIN
cpu_0_custom_instruction_master_combo_datab[10] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[10].DATAIN
cpu_0_custom_instruction_master_combo_datab[11] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[11].DATAIN
cpu_0_custom_instruction_master_combo_datab[12] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[12].DATAIN
cpu_0_custom_instruction_master_combo_datab[13] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[13].DATAIN
cpu_0_custom_instruction_master_combo_datab[14] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[14].DATAIN
cpu_0_custom_instruction_master_combo_datab[15] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[15].DATAIN
cpu_0_custom_instruction_master_combo_datab[16] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[16].DATAIN
cpu_0_custom_instruction_master_combo_datab[17] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[17].DATAIN
cpu_0_custom_instruction_master_combo_datab[18] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[18].DATAIN
cpu_0_custom_instruction_master_combo_datab[19] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[19].DATAIN
cpu_0_custom_instruction_master_combo_datab[20] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[20].DATAIN
cpu_0_custom_instruction_master_combo_datab[21] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[21].DATAIN
cpu_0_custom_instruction_master_combo_datab[22] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[22].DATAIN
cpu_0_custom_instruction_master_combo_datab[23] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[23].DATAIN
cpu_0_custom_instruction_master_combo_datab[24] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[24].DATAIN
cpu_0_custom_instruction_master_combo_datab[25] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[25].DATAIN
cpu_0_custom_instruction_master_combo_datab[26] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[26].DATAIN
cpu_0_custom_instruction_master_combo_datab[27] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[27].DATAIN
cpu_0_custom_instruction_master_combo_datab[28] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[28].DATAIN
cpu_0_custom_instruction_master_combo_datab[29] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[29].DATAIN
cpu_0_custom_instruction_master_combo_datab[30] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[30].DATAIN
cpu_0_custom_instruction_master_combo_datab[31] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[31].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[0] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[0].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[1] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[1].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[2] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[2].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[3] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[3].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[4] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[4].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[5] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[5].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[6] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[6].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[7] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[7].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[8] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[8].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[9] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[9].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[10] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[10].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[11] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[11].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[12] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[12].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[13] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[13].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[14] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[14].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[15] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[15].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[16] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[16].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[17] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[17].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[18] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[18].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[19] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[19].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[20] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[20].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[21] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[21].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[22] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[22].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[23] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[23].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[24] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[24].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[25] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[25].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[26] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[26].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[27] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[27].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[28] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[28].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[29] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[29].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[30] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[30].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[31] => cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[31].DATAIN
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_select => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[0] <= cpu_0_custom_instruction_master_combo_dataa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[1] <= cpu_0_custom_instruction_master_combo_dataa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[2] <= cpu_0_custom_instruction_master_combo_dataa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[3] <= cpu_0_custom_instruction_master_combo_dataa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[4] <= cpu_0_custom_instruction_master_combo_dataa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[5] <= cpu_0_custom_instruction_master_combo_dataa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[6] <= cpu_0_custom_instruction_master_combo_dataa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[7] <= cpu_0_custom_instruction_master_combo_dataa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[8] <= cpu_0_custom_instruction_master_combo_dataa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[9] <= cpu_0_custom_instruction_master_combo_dataa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[10] <= cpu_0_custom_instruction_master_combo_dataa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[11] <= cpu_0_custom_instruction_master_combo_dataa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[12] <= cpu_0_custom_instruction_master_combo_dataa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[13] <= cpu_0_custom_instruction_master_combo_dataa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[14] <= cpu_0_custom_instruction_master_combo_dataa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[15] <= cpu_0_custom_instruction_master_combo_dataa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[16] <= cpu_0_custom_instruction_master_combo_dataa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[17] <= cpu_0_custom_instruction_master_combo_dataa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[18] <= cpu_0_custom_instruction_master_combo_dataa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[19] <= cpu_0_custom_instruction_master_combo_dataa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[20] <= cpu_0_custom_instruction_master_combo_dataa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[21] <= cpu_0_custom_instruction_master_combo_dataa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[22] <= cpu_0_custom_instruction_master_combo_dataa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[23] <= cpu_0_custom_instruction_master_combo_dataa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[24] <= cpu_0_custom_instruction_master_combo_dataa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[25] <= cpu_0_custom_instruction_master_combo_dataa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[26] <= cpu_0_custom_instruction_master_combo_dataa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[27] <= cpu_0_custom_instruction_master_combo_dataa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[28] <= cpu_0_custom_instruction_master_combo_dataa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[29] <= cpu_0_custom_instruction_master_combo_dataa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[30] <= cpu_0_custom_instruction_master_combo_dataa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_dataa[31] <= cpu_0_custom_instruction_master_combo_dataa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[0] <= cpu_0_custom_instruction_master_combo_datab[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[1] <= cpu_0_custom_instruction_master_combo_datab[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[2] <= cpu_0_custom_instruction_master_combo_datab[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[3] <= cpu_0_custom_instruction_master_combo_datab[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[4] <= cpu_0_custom_instruction_master_combo_datab[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[5] <= cpu_0_custom_instruction_master_combo_datab[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[6] <= cpu_0_custom_instruction_master_combo_datab[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[7] <= cpu_0_custom_instruction_master_combo_datab[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[8] <= cpu_0_custom_instruction_master_combo_datab[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[9] <= cpu_0_custom_instruction_master_combo_datab[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[10] <= cpu_0_custom_instruction_master_combo_datab[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[11] <= cpu_0_custom_instruction_master_combo_datab[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[12] <= cpu_0_custom_instruction_master_combo_datab[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[13] <= cpu_0_custom_instruction_master_combo_datab[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[14] <= cpu_0_custom_instruction_master_combo_datab[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[15] <= cpu_0_custom_instruction_master_combo_datab[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[16] <= cpu_0_custom_instruction_master_combo_datab[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[17] <= cpu_0_custom_instruction_master_combo_datab[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[18] <= cpu_0_custom_instruction_master_combo_datab[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[19] <= cpu_0_custom_instruction_master_combo_datab[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[20] <= cpu_0_custom_instruction_master_combo_datab[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[21] <= cpu_0_custom_instruction_master_combo_datab[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[22] <= cpu_0_custom_instruction_master_combo_datab[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[23] <= cpu_0_custom_instruction_master_combo_datab[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[24] <= cpu_0_custom_instruction_master_combo_datab[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[25] <= cpu_0_custom_instruction_master_combo_datab[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[26] <= cpu_0_custom_instruction_master_combo_datab[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[27] <= cpu_0_custom_instruction_master_combo_datab[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[28] <= cpu_0_custom_instruction_master_combo_datab[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[29] <= cpu_0_custom_instruction_master_combo_datab[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[30] <= cpu_0_custom_instruction_master_combo_datab[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_datab[31] <= cpu_0_custom_instruction_master_combo_datab[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[0] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[1] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[2] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[3] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[4] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[5] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[6] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[7] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[8] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[9] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[10] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[11] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[12] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[13] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[14] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[15] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[16] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[17] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[18] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[19] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[20] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[21] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[22] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[23] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[24] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[25] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[26] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[27] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[28] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[29] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[30] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result_from_sa[31] <= cpu_0_ycbcr_to_rgb_inst_nios_custom_instruction_slave_0_result[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb_inst:the_cpu_0_ycbcr_to_rgb_inst
dataa[0] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[0]
dataa[1] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[1]
dataa[2] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[2]
dataa[3] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[3]
dataa[4] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[4]
dataa[5] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[5]
dataa[6] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[6]
dataa[7] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[7]
dataa[8] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[8]
dataa[9] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[9]
dataa[10] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[10]
dataa[11] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[11]
dataa[12] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[12]
dataa[13] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[13]
dataa[14] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[14]
dataa[15] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[15]
dataa[16] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[16]
dataa[17] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[17]
dataa[18] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[18]
dataa[19] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[19]
dataa[20] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[20]
dataa[21] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[21]
dataa[22] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[22]
dataa[23] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[23]
dataa[24] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[24]
dataa[25] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[25]
dataa[26] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[26]
dataa[27] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[27]
dataa[28] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[28]
dataa[29] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[29]
dataa[30] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[30]
dataa[31] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.dataa[31]
datab[0] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[0]
datab[1] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[1]
datab[2] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[2]
datab[3] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[3]
datab[4] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[4]
datab[5] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[5]
datab[6] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[6]
datab[7] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[7]
datab[8] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[8]
datab[9] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[9]
datab[10] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[10]
datab[11] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[11]
datab[12] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[12]
datab[13] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[13]
datab[14] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[14]
datab[15] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[15]
datab[16] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[16]
datab[17] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[17]
datab[18] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[18]
datab[19] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[19]
datab[20] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[20]
datab[21] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[21]
datab[22] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[22]
datab[23] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[23]
datab[24] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[24]
datab[25] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[25]
datab[26] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[26]
datab[27] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[27]
datab[28] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[28]
datab[29] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[29]
datab[30] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[30]
datab[31] => ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.datab[31]
result[0] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[0]
result[1] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[1]
result[2] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[2]
result[3] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[3]
result[4] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[4]
result[5] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[5]
result[6] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[6]
result[7] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[7]
result[8] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[8]
result[9] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[9]
result[10] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[10]
result[11] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[11]
result[12] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[12]
result[13] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[13]
result[14] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[14]
result[15] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[15]
result[16] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[16]
result[17] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[17]
result[18] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[18]
result[19] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[19]
result[20] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[20]
result[21] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[21]
result[22] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[22]
result[23] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[23]
result[24] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[24]
result[25] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[25]
result[26] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[26]
result[27] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[27]
result[28] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[28]
result[29] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[29]
result[30] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[30]
result[31] <= ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst.result[31]


|ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb_inst:the_cpu_0_ycbcr_to_rgb_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb_inst
dataa[0] => Add0.IN24
dataa[0] => Add1.IN24
dataa[0] => Add2.IN48
dataa[1] => Add0.IN23
dataa[1] => Add1.IN23
dataa[1] => Add2.IN47
dataa[2] => Add0.IN22
dataa[2] => Add1.IN22
dataa[2] => Add2.IN46
dataa[3] => Add0.IN21
dataa[3] => Add1.IN21
dataa[3] => Add2.IN45
dataa[4] => Add0.IN20
dataa[4] => Add1.IN20
dataa[4] => Add2.IN44
dataa[5] => Add0.IN19
dataa[5] => Add1.IN19
dataa[5] => Add2.IN43
dataa[6] => Add0.IN18
dataa[6] => Add1.IN18
dataa[6] => Add2.IN42
dataa[7] => Add0.IN17
dataa[7] => Add1.IN17
dataa[7] => Add2.IN41
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
dataa[24] => ~NO_FANOUT~
dataa[25] => ~NO_FANOUT~
dataa[26] => ~NO_FANOUT~
dataa[27] => ~NO_FANOUT~
dataa[28] => ~NO_FANOUT~
dataa[29] => ~NO_FANOUT~
dataa[30] => ~NO_FANOUT~
dataa[31] => ~NO_FANOUT~
datab[0] => Mult2.IN21
datab[0] => Mult3.IN23
datab[1] => Mult2.IN20
datab[1] => Mult3.IN22
datab[2] => Mult2.IN19
datab[2] => Mult3.IN21
datab[3] => Mult2.IN18
datab[3] => Mult3.IN20
datab[4] => Mult2.IN17
datab[4] => Mult3.IN19
datab[5] => Mult2.IN16
datab[5] => Mult3.IN18
datab[6] => Mult2.IN15
datab[6] => Mult3.IN17
datab[7] => Mult2.IN14
datab[7] => Mult3.IN16
datab[8] => Mult0.IN23
datab[8] => Mult1.IN22
datab[9] => Mult0.IN22
datab[9] => Mult1.IN21
datab[10] => Mult0.IN21
datab[10] => Mult1.IN20
datab[11] => Mult0.IN20
datab[11] => Mult1.IN19
datab[12] => Mult0.IN19
datab[12] => Mult1.IN18
datab[13] => Mult0.IN18
datab[13] => Mult1.IN17
datab[14] => Mult0.IN17
datab[14] => Mult1.IN16
datab[15] => Mult0.IN16
datab[15] => Mult1.IN15
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
datab[18] => ~NO_FANOUT~
datab[19] => ~NO_FANOUT~
datab[20] => ~NO_FANOUT~
datab[21] => ~NO_FANOUT~
datab[22] => ~NO_FANOUT~
datab[23] => ~NO_FANOUT~
datab[24] => ~NO_FANOUT~
datab[25] => ~NO_FANOUT~
datab[26] => ~NO_FANOUT~
datab[27] => ~NO_FANOUT~
datab[28] => ~NO_FANOUT~
datab[29] => ~NO_FANOUT~
datab[30] => ~NO_FANOUT~
datab[31] => ~NO_FANOUT~
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|ECE423_soc|unnamed:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN49
cpu_0_data_master_address_to_slave[4] => Equal0.IN48
cpu_0_data_master_address_to_slave[5] => Equal0.IN47
cpu_0_data_master_address_to_slave[6] => Equal0.IN46
cpu_0_data_master_address_to_slave[7] => Equal0.IN45
cpu_0_data_master_address_to_slave[8] => Equal0.IN44
cpu_0_data_master_address_to_slave[9] => Equal0.IN43
cpu_0_data_master_address_to_slave[10] => Equal0.IN42
cpu_0_data_master_address_to_slave[11] => Equal0.IN41
cpu_0_data_master_address_to_slave[12] => Equal0.IN40
cpu_0_data_master_address_to_slave[13] => Equal0.IN39
cpu_0_data_master_address_to_slave[14] => Equal0.IN38
cpu_0_data_master_address_to_slave[15] => Equal0.IN37
cpu_0_data_master_address_to_slave[16] => Equal0.IN36
cpu_0_data_master_address_to_slave[17] => Equal0.IN35
cpu_0_data_master_address_to_slave[18] => Equal0.IN34
cpu_0_data_master_address_to_slave[19] => Equal0.IN33
cpu_0_data_master_address_to_slave[20] => Equal0.IN32
cpu_0_data_master_address_to_slave[21] => Equal0.IN31
cpu_0_data_master_address_to_slave[22] => Equal0.IN30
cpu_0_data_master_address_to_slave[23] => Equal0.IN29
cpu_0_data_master_address_to_slave[24] => Equal0.IN28
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.clk
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_clear
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= internal_av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q[0]
r_dat[1] <= scfifo:wfifo.q[1]
r_dat[2] <= scfifo:wfifo.q[2]
r_dat[3] <= scfifo:wfifo.q[3]
r_dat[4] <= scfifo:wfifo.q[4]
r_dat[5] <= scfifo:wfifo.q[5]
r_dat[6] <= scfifo:wfifo.q[6]
r_dat[7] <= scfifo:wfifo.q[7]
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw[0]
wfifo_used[1] <= scfifo:wfifo.usedw[1]
wfifo_used[2] <= scfifo:wfifo.usedw[2]
wfifo_used[3] <= scfifo:wfifo.usedw[3]
wfifo_used[4] <= scfifo:wfifo.usedw[4]
wfifo_used[5] <= scfifo:wfifo.usedw[5]


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q[0]
fifo_rdata[1] <= scfifo:rfifo.q[1]
fifo_rdata[2] <= scfifo:rfifo.q[2]
fifo_rdata[3] <= scfifo:rfifo.q[3]
fifo_rdata[4] <= scfifo:rfifo.q[4]
fifo_rdata[5] <= scfifo:rfifo.q[5]
fifo_rdata[6] <= scfifo:rfifo.q[6]
fifo_rdata[7] <= scfifo:rfifo.q[7]
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw[0]
rfifo_used[1] <= scfifo:rfifo.usedw[1]
rfifo_used[2] <= scfifo:rfifo.usedw[2]
rfifo_used[3] <= scfifo:rfifo.usedw[3]
rfifo_used[4] <= scfifo:rfifo.usedw[4]
rfifo_used[5] <= scfifo:rfifo.usedw[5]


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.clk
clk => d1_sdram_0_s1_end_xfer~reg0.CLK
clk => sdram_0_s1_reg_firsttransfer.CLK
clk => sdram_0_s1_arb_addend[0].CLK
clk => sdram_0_s1_arb_addend[1].CLK
clk => sdram_0_s1_saved_chosen_master_vector[0].CLK
clk => sdram_0_s1_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.CLK
clk => sdram_0_s1_slavearbiterlockenable.CLK
clk => sdram_0_s1_arb_share_counter[0].CLK
clk => sdram_0_s1_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
clk => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.clk
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[23] => Equal0.IN49
cpu_0_data_master_address_to_slave[24] => Equal0.IN48
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[16] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[17] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[18] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[19] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[20] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[21] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[22] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN48
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
reset_n => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.reset_n
reset_n => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.reset_n
reset_n => sdram_0_s1_reset_n.DATAIN
reset_n => d1_sdram_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sdram_0_s1_arb_share_counter[0].ACLR
reset_n => sdram_0_s1_arb_share_counter[1].ACLR
reset_n => sdram_0_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => sdram_0_s1_arb_addend[0].PRESET
reset_n => sdram_0_s1_arb_addend[1].ACLR
reset_n => sdram_0_s1_reg_firsttransfer.PRESET
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => cpu_0_data_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => cpu_0_instruction_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.read
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.read
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sdram_0_s1[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sdram_0_s1 <= internal_cpu_0_data_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= internal_cpu_0_data_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= internal_cpu_0_data_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= sdram_0_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= internal_cpu_0_instruction_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sdram_0:the_sdram_0
az_addr[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[18]
az_addr[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[19]
az_addr[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[20]
az_addr[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[21]
az_addr[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[22]
az_addr[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[23]
az_addr[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[24]
az_addr[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[25]
az_addr[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[26]
az_addr[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[27]
az_addr[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[28]
az_addr[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[29]
az_addr[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[30]
az_addr[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[31]
az_addr[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[32]
az_addr[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[33]
az_addr[16] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[34]
az_addr[17] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[35]
az_addr[18] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[36]
az_addr[19] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[37]
az_addr[20] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[38]
az_addr[21] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[39]
az_be_n[0] => module_input1[16].DATAA
az_be_n[1] => module_input1[17].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[0]
az_data[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[1]
az_data[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[2]
az_data[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[3]
az_data[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[4]
az_data[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[5]
az_data[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[6]
az_data[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[7]
az_data[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[8]
az_data[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[9]
az_data[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[10]
az_data[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[11]
az_data[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[12]
az_data[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[13]
az_data[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[14]
az_data[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[15]
az_rd_n => module_input.IN0
az_wr_n => module_input1[17].OUTPUTSELECT
az_wr_n => module_input1[16].OUTPUTSELECT
az_wr_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[40]
az_wr_n => module_input.IN1
clk => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.clk
clk => za_valid~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[15]~reg0.CLK
clk => rd_valid[0].CLK
clk => rd_valid[1].CLK
clk => rd_valid[2].CLK
clk => active_dqm[0].CLK
clk => active_dqm[1].CLK
clk => active_data[0].CLK
clk => active_data[1].CLK
clk => active_data[2].CLK
clk => active_data[3].CLK
clk => active_data[4].CLK
clk => active_data[5].CLK
clk => active_data[6].CLK
clk => active_data[7].CLK
clk => active_data[8].CLK
clk => active_data[9].CLK
clk => active_data[10].CLK
clk => active_data[11].CLK
clk => active_data[12].CLK
clk => active_data[13].CLK
clk => active_data[14].CLK
clk => active_data[15].CLK
clk => active_addr[0].CLK
clk => active_addr[1].CLK
clk => active_addr[2].CLK
clk => active_addr[3].CLK
clk => active_addr[4].CLK
clk => active_addr[5].CLK
clk => active_addr[6].CLK
clk => active_addr[7].CLK
clk => active_addr[8].CLK
clk => active_addr[9].CLK
clk => active_addr[10].CLK
clk => active_addr[11].CLK
clk => active_addr[12].CLK
clk => active_addr[13].CLK
clk => active_addr[14].CLK
clk => active_addr[15].CLK
clk => active_addr[16].CLK
clk => active_addr[17].CLK
clk => active_addr[18].CLK
clk => active_addr[19].CLK
clk => active_addr[20].CLK
clk => active_addr[21].CLK
clk => active_rnw.CLK
clk => active_cs_n.CLK
clk => oe.CLK
clk => f_pop.CLK
clk => ack_refresh_request.CLK
clk => m_count[0].CLK
clk => m_count[1].CLK
clk => m_count[2].CLK
clk => m_dqm[0].CLK
clk => m_dqm[1].CLK
clk => m_data[0].CLK
clk => m_data[1].CLK
clk => m_data[2].CLK
clk => m_data[3].CLK
clk => m_data[4].CLK
clk => m_data[5].CLK
clk => m_data[6].CLK
clk => m_data[7].CLK
clk => m_data[8].CLK
clk => m_data[9].CLK
clk => m_data[10].CLK
clk => m_data[11].CLK
clk => m_data[12].CLK
clk => m_data[13].CLK
clk => m_data[14].CLK
clk => m_data[15].CLK
clk => m_addr[0].CLK
clk => m_addr[1].CLK
clk => m_addr[2].CLK
clk => m_addr[3].CLK
clk => m_addr[4].CLK
clk => m_addr[5].CLK
clk => m_addr[6].CLK
clk => m_addr[7].CLK
clk => m_addr[8].CLK
clk => m_addr[9].CLK
clk => m_addr[10].CLK
clk => m_addr[11].CLK
clk => m_bank[0].CLK
clk => m_bank[1].CLK
clk => m_cmd[0].CLK
clk => m_cmd[1].CLK
clk => m_cmd[2].CLK
clk => m_cmd[3].CLK
clk => m_next[0].CLK
clk => m_next[1].CLK
clk => m_next[2].CLK
clk => m_next[3].CLK
clk => m_next[4].CLK
clk => m_next[5].CLK
clk => m_next[6].CLK
clk => m_next[7].CLK
clk => m_next[8].CLK
clk => m_state[0].CLK
clk => m_state[1].CLK
clk => m_state[2].CLK
clk => m_state[3].CLK
clk => m_state[4].CLK
clk => m_state[5].CLK
clk => m_state[6].CLK
clk => m_state[7].CLK
clk => m_state[8].CLK
clk => i_refs[0].CLK
clk => i_refs[1].CLK
clk => i_refs[2].CLK
clk => i_count[0].CLK
clk => i_count[1].CLK
clk => i_count[2].CLK
clk => i_addr[0].CLK
clk => i_addr[1].CLK
clk => i_addr[2].CLK
clk => i_addr[3].CLK
clk => i_addr[4].CLK
clk => i_addr[5].CLK
clk => i_addr[6].CLK
clk => i_addr[7].CLK
clk => i_addr[8].CLK
clk => i_addr[9].CLK
clk => i_addr[10].CLK
clk => i_addr[11].CLK
clk => i_cmd[0].CLK
clk => i_cmd[1].CLK
clk => i_cmd[2].CLK
clk => i_cmd[3].CLK
clk => i_next[0].CLK
clk => i_next[1].CLK
clk => i_next[2].CLK
clk => i_state[0].CLK
clk => i_state[1].CLK
clk => i_state[2].CLK
clk => init_done.CLK
clk => refresh_request.CLK
clk => refresh_counter[0].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[12].CLK
reset_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.reset_n
reset_n => oe.ACLR
reset_n => f_pop.ACLR
reset_n => ack_refresh_request.ACLR
reset_n => m_count[0].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[2].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[15].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_bank[1].ACLR
reset_n => m_cmd[0].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_next[0].PRESET
reset_n => m_next[1].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[8].ACLR
reset_n => m_state[0].PRESET
reset_n => m_state[1].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[8].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[3].PRESET
reset_n => refresh_counter[4].ACLR
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[7].PRESET
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[10].ACLR
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[12].PRESET
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_count[0].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[2].ACLR
reset_n => i_addr[0].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[3].PRESET
reset_n => i_next[0].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[2].ACLR
reset_n => i_state[0].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[2].ACLR
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN4
rd => Mux1.IN4
rd => Mux2.IN2
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN5
wr => Mux1.IN5
wr => Mux2.IN3
wr => Mux3.IN5
wr => process_2.IN1
wr_data[0] => entry_0.DATAB
wr_data[0] => entry_1.DATAA
wr_data[1] => entry_0.DATAB
wr_data[1] => entry_1.DATAA
wr_data[2] => entry_0.DATAB
wr_data[2] => entry_1.DATAA
wr_data[3] => entry_0.DATAB
wr_data[3] => entry_1.DATAA
wr_data[4] => entry_0.DATAB
wr_data[4] => entry_1.DATAA
wr_data[5] => entry_0.DATAB
wr_data[5] => entry_1.DATAA
wr_data[6] => entry_0.DATAB
wr_data[6] => entry_1.DATAA
wr_data[7] => entry_0.DATAB
wr_data[7] => entry_1.DATAA
wr_data[8] => entry_0.DATAB
wr_data[8] => entry_1.DATAA
wr_data[9] => entry_0.DATAB
wr_data[9] => entry_1.DATAA
wr_data[10] => entry_0.DATAB
wr_data[10] => entry_1.DATAA
wr_data[11] => entry_0.DATAB
wr_data[11] => entry_1.DATAA
wr_data[12] => entry_0.DATAB
wr_data[12] => entry_1.DATAA
wr_data[13] => entry_0.DATAB
wr_data[13] => entry_1.DATAA
wr_data[14] => entry_0.DATAB
wr_data[14] => entry_1.DATAA
wr_data[15] => entry_0.DATAB
wr_data[15] => entry_1.DATAA
wr_data[16] => entry_0.DATAB
wr_data[16] => entry_1.DATAA
wr_data[17] => entry_0.DATAB
wr_data[17] => entry_1.DATAA
wr_data[18] => entry_0.DATAB
wr_data[18] => entry_1.DATAA
wr_data[19] => entry_0.DATAB
wr_data[19] => entry_1.DATAA
wr_data[20] => entry_0.DATAB
wr_data[20] => entry_1.DATAA
wr_data[21] => entry_0.DATAB
wr_data[21] => entry_1.DATAA
wr_data[22] => entry_0.DATAB
wr_data[22] => entry_1.DATAA
wr_data[23] => entry_0.DATAB
wr_data[23] => entry_1.DATAA
wr_data[24] => entry_0.DATAB
wr_data[24] => entry_1.DATAA
wr_data[25] => entry_0.DATAB
wr_data[25] => entry_1.DATAA
wr_data[26] => entry_0.DATAB
wr_data[26] => entry_1.DATAA
wr_data[27] => entry_0.DATAB
wr_data[27] => entry_1.DATAA
wr_data[28] => entry_0.DATAB
wr_data[28] => entry_1.DATAA
wr_data[29] => entry_0.DATAB
wr_data[29] => entry_1.DATAA
wr_data[30] => entry_0.DATAB
wr_data[30] => entry_1.DATAA
wr_data[31] => entry_0.DATAB
wr_data[31] => entry_1.DATAA
wr_data[32] => entry_0.DATAB
wr_data[32] => entry_1.DATAA
wr_data[33] => entry_0.DATAB
wr_data[33] => entry_1.DATAA
wr_data[34] => entry_0.DATAB
wr_data[34] => entry_1.DATAA
wr_data[35] => entry_0.DATAB
wr_data[35] => entry_1.DATAA
wr_data[36] => entry_0.DATAB
wr_data[36] => entry_1.DATAA
wr_data[37] => entry_0.DATAB
wr_data[37] => entry_1.DATAA
wr_data[38] => entry_0.DATAB
wr_data[38] => entry_1.DATAA
wr_data[39] => entry_0.DATAB
wr_data[39] => entry_1.DATAA
wr_data[40] => entry_0.DATAB
wr_data[40] => entry_1.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave
clk => rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave.clk
clk => d1_sram_0_avalon_sram_slave_end_xfer~reg0.CLK
clk => sram_0_avalon_sram_slave_reg_firsttransfer.CLK
clk => sram_0_avalon_sram_slave_arb_addend[0].CLK
clk => sram_0_avalon_sram_slave_arb_addend[1].CLK
clk => sram_0_avalon_sram_slave_arb_addend[2].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[0].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[1].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[2].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => sram_0_avalon_sram_slave_slavearbiterlockenable.CLK
clk => sram_0_avalon_sram_slave_arb_share_counter[0].CLK
clk => sram_0_avalon_sram_slave_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
clk => rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave.clk
clk => rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave.clk
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[19] => Equal0.IN49
cpu_0_data_master_address_to_slave[20] => Equal0.IN48
cpu_0_data_master_address_to_slave[21] => Equal0.IN47
cpu_0_data_master_address_to_slave[22] => Equal0.IN46
cpu_0_data_master_address_to_slave[23] => Equal0.IN45
cpu_0_data_master_address_to_slave[24] => Equal0.IN44
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sram_0_avalon_sram_slave_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sram_0_avalon_sram_slave_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sram_0_avalon_sram_slave_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sram_0_avalon_sram_slave_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sram_0_avalon_sram_slave_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sram_0_avalon_sram_slave_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sram_0_avalon_sram_slave_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sram_0_avalon_sram_slave_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sram_0_avalon_sram_slave_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sram_0_avalon_sram_slave_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sram_0_avalon_sram_slave_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sram_0_avalon_sram_slave_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sram_0_avalon_sram_slave_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sram_0_avalon_sram_slave_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sram_0_avalon_sram_slave_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sram_0_avalon_sram_slave_writedata[15].DATAIN
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_read => sram_0_avalon_sram_slave_read.IN1
cpu_0_data_master_read => sram_0_avalon_sram_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => sram_0_avalon_sram_slave_write.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[16] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[17] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[18] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN48
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN47
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN46
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN45
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN44
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => A_WE_StdLogicVector.DATAB
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => sram_0_avalon_sram_slave_read.IN1
cpu_0_instruction_master_read => sram_0_avalon_sram_slave_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.IN1
reset_n => rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave.reset_n
reset_n => rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave.reset_n
reset_n => rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave.reset_n
reset_n => d1_sram_0_avalon_sram_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sram_0_avalon_sram_slave_arb_share_counter[0].ACLR
reset_n => sram_0_avalon_sram_slave_arb_share_counter[1].ACLR
reset_n => sram_0_avalon_sram_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[0].ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[1].ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[2].ACLR
reset_n => sram_0_avalon_sram_slave_arb_addend[0].PRESET
reset_n => sram_0_avalon_sram_slave_arb_addend[1].ACLR
reset_n => sram_0_avalon_sram_slave_arb_addend[2].ACLR
reset_n => sram_0_avalon_sram_slave_reg_firsttransfer.PRESET
reset_n => sram_0_avalon_sram_slave_reset.DATAIN
sram_0_avalon_sram_slave_readdata[0] => sram_0_avalon_sram_slave_readdata_from_sa[0].DATAIN
sram_0_avalon_sram_slave_readdata[1] => sram_0_avalon_sram_slave_readdata_from_sa[1].DATAIN
sram_0_avalon_sram_slave_readdata[2] => sram_0_avalon_sram_slave_readdata_from_sa[2].DATAIN
sram_0_avalon_sram_slave_readdata[3] => sram_0_avalon_sram_slave_readdata_from_sa[3].DATAIN
sram_0_avalon_sram_slave_readdata[4] => sram_0_avalon_sram_slave_readdata_from_sa[4].DATAIN
sram_0_avalon_sram_slave_readdata[5] => sram_0_avalon_sram_slave_readdata_from_sa[5].DATAIN
sram_0_avalon_sram_slave_readdata[6] => sram_0_avalon_sram_slave_readdata_from_sa[6].DATAIN
sram_0_avalon_sram_slave_readdata[7] => sram_0_avalon_sram_slave_readdata_from_sa[7].DATAIN
sram_0_avalon_sram_slave_readdata[8] => sram_0_avalon_sram_slave_readdata_from_sa[8].DATAIN
sram_0_avalon_sram_slave_readdata[9] => sram_0_avalon_sram_slave_readdata_from_sa[9].DATAIN
sram_0_avalon_sram_slave_readdata[10] => sram_0_avalon_sram_slave_readdata_from_sa[10].DATAIN
sram_0_avalon_sram_slave_readdata[11] => sram_0_avalon_sram_slave_readdata_from_sa[11].DATAIN
sram_0_avalon_sram_slave_readdata[12] => sram_0_avalon_sram_slave_readdata_from_sa[12].DATAIN
sram_0_avalon_sram_slave_readdata[13] => sram_0_avalon_sram_slave_readdata_from_sa[13].DATAIN
sram_0_avalon_sram_slave_readdata[14] => sram_0_avalon_sram_slave_readdata_from_sa[14].DATAIN
sram_0_avalon_sram_slave_readdata[15] => sram_0_avalon_sram_slave_readdata_from_sa[15].DATAIN
sram_0_avalon_sram_slave_readdatavalid => cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave.IN1
sram_0_avalon_sram_slave_readdatavalid => cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave.IN1
sram_0_avalon_sram_slave_readdatavalid => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave.IN1
sram_0_avalon_sram_slave_readdatavalid => rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave.read
sram_0_avalon_sram_slave_readdatavalid => rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave.read
sram_0_avalon_sram_slave_readdatavalid => rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave.read
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[19] => Equal2.IN63
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[20] => Equal2.IN62
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[21] => Equal2.IN61
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[22] => Equal2.IN60
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[23] => Equal2.IN59
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[24] => Equal2.IN58
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[25] => Equal2.IN57
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[26] => Equal2.IN56
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[27] => Equal2.IN55
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[28] => Equal2.IN54
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[29] => Equal2.IN53
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[30] => Equal2.IN52
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[31] => Equal2.IN51
video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbiterlock => internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1] => A_WE_StdLogicVector.DATAA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter => LessThan2.IN2
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => sram_0_avalon_sram_slave_read.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => sram_0_avalon_sram_slave_in_a_read_cycle.IN1
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sram_0_avalon_sram_slave <= internal_cpu_0_data_master_granted_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave <= internal_cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave <= cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave.fifo_contains_ones_n
cpu_0_data_master_requests_sram_0_avalon_sram_slave <= internal_cpu_0_data_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave <= internal_cpu_0_instruction_master_granted_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave <= internal_cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave <= cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave.fifo_contains_ones_n
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave <= internal_cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_0_avalon_sram_slave_end_xfer <= d1_sram_0_avalon_sram_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[4] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[5] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[6] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[7] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[8] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[9] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[10] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[11] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[12] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[13] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[14] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[15] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[16] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[17] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_read <= sram_0_avalon_sram_slave_read.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[0] <= sram_0_avalon_sram_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[1] <= sram_0_avalon_sram_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[2] <= sram_0_avalon_sram_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[3] <= sram_0_avalon_sram_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[4] <= sram_0_avalon_sram_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[5] <= sram_0_avalon_sram_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[6] <= sram_0_avalon_sram_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[7] <= sram_0_avalon_sram_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[8] <= sram_0_avalon_sram_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[9] <= sram_0_avalon_sram_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[10] <= sram_0_avalon_sram_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[11] <= sram_0_avalon_sram_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[12] <= sram_0_avalon_sram_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[13] <= sram_0_avalon_sram_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[14] <= sram_0_avalon_sram_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[15] <= sram_0_avalon_sram_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_write <= sram_0_avalon_sram_slave_write.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave <= sram_0_avalon_sram_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave <= internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave_shift_register <= rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave.fifo_contains_ones_n
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave <= internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave
clear_fifo => process_1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_2.IN0
clear_fifo => process_3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => process_1.IN0
read => process_2.IN1
read => process_2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_2.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => process_3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave
clear_fifo => process_1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_2.IN0
clear_fifo => process_3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => process_1.IN0
read => process_2.IN1
read => process_2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_2.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => process_3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave
clear_fifo => process_1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_2.IN0
clear_fifo => process_3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => process_1.IN0
read => process_2.IN1
read => process_2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_2.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => process_3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sram_0:the_sram_0
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => is_write.CLK
clk => is_read.CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_CE_N~reg0.CLK
clk => SRAM_UB_N~reg0.CLK
clk => SRAM_LB_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => readdatavalid~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset => is_read.OUTPUTSELECT
reset => is_write.OUTPUTSELECT
address[0] => SRAM_ADDR[0]~reg0.DATAIN
address[1] => SRAM_ADDR[1]~reg0.DATAIN
address[2] => SRAM_ADDR[2]~reg0.DATAIN
address[3] => SRAM_ADDR[3]~reg0.DATAIN
address[4] => SRAM_ADDR[4]~reg0.DATAIN
address[5] => SRAM_ADDR[5]~reg0.DATAIN
address[6] => SRAM_ADDR[6]~reg0.DATAIN
address[7] => SRAM_ADDR[7]~reg0.DATAIN
address[8] => SRAM_ADDR[8]~reg0.DATAIN
address[9] => SRAM_ADDR[9]~reg0.DATAIN
address[10] => SRAM_ADDR[10]~reg0.DATAIN
address[11] => SRAM_ADDR[11]~reg0.DATAIN
address[12] => SRAM_ADDR[12]~reg0.DATAIN
address[13] => SRAM_ADDR[13]~reg0.DATAIN
address[14] => SRAM_ADDR[14]~reg0.DATAIN
address[15] => SRAM_ADDR[15]~reg0.DATAIN
address[16] => SRAM_ADDR[16]~reg0.DATAIN
address[17] => SRAM_ADDR[17]~reg0.DATAIN
byteenable[0] => SRAM_LB_N.IN1
byteenable[1] => SRAM_UB_N.IN1
read => SRAM_LB_N.IN0
read => is_read.DATAA
read => SRAM_OE_N~reg0.DATAIN
write => SRAM_LB_N.IN1
write => is_write.DATAA
write => SRAM_WE_N~reg0.DATAIN
writedata[0] => writedata_reg[0].DATAIN
writedata[1] => writedata_reg[1].DATAIN
writedata[2] => writedata_reg[2].DATAIN
writedata[3] => writedata_reg[3].DATAIN
writedata[4] => writedata_reg[4].DATAIN
writedata[5] => writedata_reg[5].DATAIN
writedata[6] => writedata_reg[6].DATAIN
writedata[7] => writedata_reg[7].DATAIN
writedata[8] => writedata_reg[8].DATAIN
writedata[9] => writedata_reg[9].DATAIN
writedata[10] => writedata_reg[10].DATAIN
writedata[11] => writedata_reg[11].DATAIN
writedata[12] => writedata_reg[12].DATAIN
writedata[13] => writedata_reg[13].DATAIN
writedata[14] => writedata_reg[14].DATAIN
writedata[15] => writedata_reg[15].DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdatavalid <= readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN49
cpu_0_data_master_address_to_slave[4] => Equal0.IN48
cpu_0_data_master_address_to_slave[5] => Equal0.IN47
cpu_0_data_master_address_to_slave[6] => Equal0.IN46
cpu_0_data_master_address_to_slave[7] => Equal0.IN45
cpu_0_data_master_address_to_slave[8] => Equal0.IN44
cpu_0_data_master_address_to_slave[9] => Equal0.IN43
cpu_0_data_master_address_to_slave[10] => Equal0.IN42
cpu_0_data_master_address_to_slave[11] => Equal0.IN41
cpu_0_data_master_address_to_slave[12] => Equal0.IN40
cpu_0_data_master_address_to_slave[13] => Equal0.IN39
cpu_0_data_master_address_to_slave[14] => Equal0.IN38
cpu_0_data_master_address_to_slave[15] => Equal0.IN37
cpu_0_data_master_address_to_slave[16] => Equal0.IN36
cpu_0_data_master_address_to_slave[17] => Equal0.IN35
cpu_0_data_master_address_to_slave[18] => Equal0.IN34
cpu_0_data_master_address_to_slave[19] => Equal0.IN33
cpu_0_data_master_address_to_slave[20] => Equal0.IN32
cpu_0_data_master_address_to_slave[21] => Equal0.IN31
cpu_0_data_master_address_to_slave[22] => Equal0.IN30
cpu_0_data_master_address_to_slave[23] => Equal0.IN29
cpu_0_data_master_address_to_slave[24] => Equal0.IN28
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_sysid_control_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sysid_control_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sysid_control_slave.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= internal_cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= internal_cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= cpu_0_data_master_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_sysid_control_slave <= internal_cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|sysid:the_sysid
address => readdata[0].DATAIN
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[26].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[13].DATAIN
address => readdata[12].DATAIN
address => readdata[10].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[2].DATAIN
address => readdata[1].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= <GND>
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <GND>
readdata[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= <GND>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|ECE423_soc|unnamed:inst|timer_0_s1_arbitrator:the_timer_0_s1
clk => d1_timer_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN49
cpu_0_data_master_address_to_slave[6] => Equal0.IN48
cpu_0_data_master_address_to_slave[7] => Equal0.IN47
cpu_0_data_master_address_to_slave[8] => Equal0.IN46
cpu_0_data_master_address_to_slave[9] => Equal0.IN45
cpu_0_data_master_address_to_slave[10] => Equal0.IN44
cpu_0_data_master_address_to_slave[11] => Equal0.IN43
cpu_0_data_master_address_to_slave[12] => Equal0.IN42
cpu_0_data_master_address_to_slave[13] => Equal0.IN41
cpu_0_data_master_address_to_slave[14] => Equal0.IN40
cpu_0_data_master_address_to_slave[15] => Equal0.IN39
cpu_0_data_master_address_to_slave[16] => Equal0.IN38
cpu_0_data_master_address_to_slave[17] => Equal0.IN37
cpu_0_data_master_address_to_slave[18] => Equal0.IN36
cpu_0_data_master_address_to_slave[19] => Equal0.IN35
cpu_0_data_master_address_to_slave[20] => Equal0.IN34
cpu_0_data_master_address_to_slave[21] => Equal0.IN33
cpu_0_data_master_address_to_slave[22] => Equal0.IN32
cpu_0_data_master_address_to_slave[23] => Equal0.IN31
cpu_0_data_master_address_to_slave[24] => Equal0.IN30
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_timer_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_read => timer_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_timer_0_s1.IN1
cpu_0_data_master_write => timer_0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_0_s1_reset_n.DATAIN
reset_n => d1_timer_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_0_s1_irq => timer_0_s1_irq_from_sa.DATAIN
timer_0_s1_readdata[0] => timer_0_s1_readdata_from_sa[0].DATAIN
timer_0_s1_readdata[1] => timer_0_s1_readdata_from_sa[1].DATAIN
timer_0_s1_readdata[2] => timer_0_s1_readdata_from_sa[2].DATAIN
timer_0_s1_readdata[3] => timer_0_s1_readdata_from_sa[3].DATAIN
timer_0_s1_readdata[4] => timer_0_s1_readdata_from_sa[4].DATAIN
timer_0_s1_readdata[5] => timer_0_s1_readdata_from_sa[5].DATAIN
timer_0_s1_readdata[6] => timer_0_s1_readdata_from_sa[6].DATAIN
timer_0_s1_readdata[7] => timer_0_s1_readdata_from_sa[7].DATAIN
timer_0_s1_readdata[8] => timer_0_s1_readdata_from_sa[8].DATAIN
timer_0_s1_readdata[9] => timer_0_s1_readdata_from_sa[9].DATAIN
timer_0_s1_readdata[10] => timer_0_s1_readdata_from_sa[10].DATAIN
timer_0_s1_readdata[11] => timer_0_s1_readdata_from_sa[11].DATAIN
timer_0_s1_readdata[12] => timer_0_s1_readdata_from_sa[12].DATAIN
timer_0_s1_readdata[13] => timer_0_s1_readdata_from_sa[13].DATAIN
timer_0_s1_readdata[14] => timer_0_s1_readdata_from_sa[14].DATAIN
timer_0_s1_readdata[15] => timer_0_s1_readdata_from_sa[15].DATAIN
cpu_0_data_master_granted_timer_0_s1 <= internal_cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_0_s1 <= internal_cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_0_s1 <= cpu_0_data_master_read_data_valid_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_timer_0_s1 <= internal_cpu_0_data_master_requests_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_0_s1_end_xfer <= d1_timer_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_chipselect <= internal_cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_irq_from_sa <= timer_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[0] <= timer_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[1] <= timer_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[2] <= timer_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[3] <= timer_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[4] <= timer_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[5] <= timer_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[6] <= timer_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[7] <= timer_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[8] <= timer_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[9] <= timer_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[10] <= timer_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[11] <= timer_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[12] <= timer_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[13] <= timer_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[14] <= timer_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[15] <= timer_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_write_n <= timer_0_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|timer_0:the_timer_0
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[0] => Equal5.IN63
address[0] => Equal6.IN63
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[1] => Equal5.IN62
address[1] => Equal6.IN62
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
address[2] => Equal5.IN61
address[2] => Equal6.IN61
chipselect => period_h_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].PRESET
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_h_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0_avalon_clipper_sink_arbitrator:the_video_clipper_0_avalon_clipper_sink
clk => ~NO_FANOUT~
reset_n => video_clipper_0_avalon_clipper_sink_reset.DATAIN
video_clipper_0_avalon_clipper_sink_ready => video_clipper_0_avalon_clipper_sink_ready_from_sa.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[0] => video_clipper_0_avalon_clipper_sink_data[0].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[1] => video_clipper_0_avalon_clipper_sink_data[1].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[2] => video_clipper_0_avalon_clipper_sink_data[2].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[3] => video_clipper_0_avalon_clipper_sink_data[3].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[4] => video_clipper_0_avalon_clipper_sink_data[4].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[5] => video_clipper_0_avalon_clipper_sink_data[5].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[6] => video_clipper_0_avalon_clipper_sink_data[6].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[7] => video_clipper_0_avalon_clipper_sink_data[7].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[8] => video_clipper_0_avalon_clipper_sink_data[8].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[9] => video_clipper_0_avalon_clipper_sink_data[9].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[10] => video_clipper_0_avalon_clipper_sink_data[10].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[11] => video_clipper_0_avalon_clipper_sink_data[11].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[12] => video_clipper_0_avalon_clipper_sink_data[12].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[13] => video_clipper_0_avalon_clipper_sink_data[13].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[14] => video_clipper_0_avalon_clipper_sink_data[14].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[15] => video_clipper_0_avalon_clipper_sink_data[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[16] => video_clipper_0_avalon_clipper_sink_data[16].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[17] => video_clipper_0_avalon_clipper_sink_data[17].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[18] => video_clipper_0_avalon_clipper_sink_data[18].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[19] => video_clipper_0_avalon_clipper_sink_data[19].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[20] => video_clipper_0_avalon_clipper_sink_data[20].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[21] => video_clipper_0_avalon_clipper_sink_data[21].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[22] => video_clipper_0_avalon_clipper_sink_data[22].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[23] => video_clipper_0_avalon_clipper_sink_data[23].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket => video_clipper_0_avalon_clipper_sink_endofpacket.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket => video_clipper_0_avalon_clipper_sink_startofpacket.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_valid => video_clipper_0_avalon_clipper_sink_valid.DATAIN
video_clipper_0_avalon_clipper_sink_data[0] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[1] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[2] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[3] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[4] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[5] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[6] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[7] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[8] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[9] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[10] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[11] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[12] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[13] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[14] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[15] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[16] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[17] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[18] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[19] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[20] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[21] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[22] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_data[23] <= video_pixel_buffer_dma_0_avalon_pixel_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_endofpacket <= video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_ready_from_sa <= video_clipper_0_avalon_clipper_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_startofpacket <= video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_clipper_0_avalon_clipper_sink_valid <= video_pixel_buffer_dma_0_avalon_pixel_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0_avalon_clipper_source_arbitrator:the_video_clipper_0_avalon_clipper_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[0] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[1] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[2] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[3] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[4] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[5] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[6] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[7] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[8] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[9] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[10] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[11] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[12] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[13] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[14] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[15] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[16] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[17] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[18] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[19] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[20] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[21] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[22] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_data[23] => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_endofpacket => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_startofpacket => ~NO_FANOUT~
video_clipper_0_avalon_clipper_source_valid => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa => video_clipper_0_avalon_clipper_source_ready.DATAIN
video_clipper_0_avalon_clipper_source_ready <= video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => stream_in_empty[0].IN1
stream_in_empty[1] => stream_in_empty[1].IN1
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_clipper_drop:Clipper_Drop.stream_in_ready
stream_out_data[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[2] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[3] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[4] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[5] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[6] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[7] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[8] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[9] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[10] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[11] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[12] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[13] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[14] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[15] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[16] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[17] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[18] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[19] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[20] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[21] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[22] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[23] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_startofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_endofpacket
stream_out_empty[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_empty[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_valid <= altera_up_video_clipper_add:Clipper_Add.stream_out_valid


|ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAA
stream_in_data[1] => stream_out_data.DATAA
stream_in_data[2] => stream_out_data.DATAA
stream_in_data[3] => stream_out_data.DATAA
stream_in_data[4] => stream_out_data.DATAA
stream_in_data[5] => stream_out_data.DATAA
stream_in_data[6] => stream_out_data.DATAA
stream_in_data[7] => stream_out_data.DATAA
stream_in_data[8] => stream_out_data.DATAA
stream_in_data[9] => stream_out_data.DATAA
stream_in_data[10] => stream_out_data.DATAA
stream_in_data[11] => stream_out_data.DATAA
stream_in_data[12] => stream_out_data.DATAA
stream_in_data[13] => stream_out_data.DATAA
stream_in_data[14] => stream_out_data.DATAA
stream_in_data[15] => stream_out_data.DATAA
stream_in_data[16] => stream_out_data.DATAA
stream_in_data[17] => stream_out_data.DATAA
stream_in_data[18] => stream_out_data.DATAA
stream_in_data[19] => stream_out_data.DATAA
stream_in_data[20] => stream_out_data.DATAA
stream_in_data[21] => stream_out_data.DATAA
stream_in_data[22] => stream_out_data.DATAA
stream_in_data[23] => stream_out_data.DATAA
stream_in_startofpacket => stream_in_ready.IN0
stream_in_endofpacket => always1.IN0
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => stream_in_ready.IN1
stream_in_valid => increment_counters.IN1
stream_out_ready => always2.IN1
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_in_valid => increment_counters.IN1
stream_out_ready => stream_in_ready.IN1
stream_out_ready => increment_counters.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_sink
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready => video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa.DATAIN
video_scaler_0_avalon_scaler_source_data[0] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[0].DATAIN
video_scaler_0_avalon_scaler_source_data[1] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[1].DATAIN
video_scaler_0_avalon_scaler_source_data[2] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[2].DATAIN
video_scaler_0_avalon_scaler_source_data[3] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[3].DATAIN
video_scaler_0_avalon_scaler_source_data[4] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[4].DATAIN
video_scaler_0_avalon_scaler_source_data[5] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[5].DATAIN
video_scaler_0_avalon_scaler_source_data[6] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[6].DATAIN
video_scaler_0_avalon_scaler_source_data[7] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[7].DATAIN
video_scaler_0_avalon_scaler_source_data[8] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[8].DATAIN
video_scaler_0_avalon_scaler_source_data[9] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[9].DATAIN
video_scaler_0_avalon_scaler_source_data[10] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[10].DATAIN
video_scaler_0_avalon_scaler_source_data[11] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[11].DATAIN
video_scaler_0_avalon_scaler_source_data[12] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[12].DATAIN
video_scaler_0_avalon_scaler_source_data[13] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[13].DATAIN
video_scaler_0_avalon_scaler_source_data[14] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[14].DATAIN
video_scaler_0_avalon_scaler_source_data[15] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[15].DATAIN
video_scaler_0_avalon_scaler_source_data[16] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[16].DATAIN
video_scaler_0_avalon_scaler_source_data[17] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[17].DATAIN
video_scaler_0_avalon_scaler_source_data[18] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[18].DATAIN
video_scaler_0_avalon_scaler_source_data[19] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[19].DATAIN
video_scaler_0_avalon_scaler_source_data[20] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[20].DATAIN
video_scaler_0_avalon_scaler_source_data[21] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[21].DATAIN
video_scaler_0_avalon_scaler_source_data[22] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[22].DATAIN
video_scaler_0_avalon_scaler_source_data[23] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[23].DATAIN
video_scaler_0_avalon_scaler_source_data[24] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[24].DATAIN
video_scaler_0_avalon_scaler_source_data[25] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[25].DATAIN
video_scaler_0_avalon_scaler_source_data[26] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[26].DATAIN
video_scaler_0_avalon_scaler_source_data[27] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[27].DATAIN
video_scaler_0_avalon_scaler_source_data[28] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[28].DATAIN
video_scaler_0_avalon_scaler_source_data[29] => video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[29].DATAIN
video_scaler_0_avalon_scaler_source_endofpacket => video_dual_clock_buffer_0_avalon_dc_buffer_sink_endofpacket.DATAIN
video_scaler_0_avalon_scaler_source_startofpacket => video_dual_clock_buffer_0_avalon_dc_buffer_sink_startofpacket.DATAIN
video_scaler_0_avalon_scaler_source_valid => video_dual_clock_buffer_0_avalon_dc_buffer_sink_valid.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[0] <= video_scaler_0_avalon_scaler_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[1] <= video_scaler_0_avalon_scaler_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[2] <= video_scaler_0_avalon_scaler_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[3] <= video_scaler_0_avalon_scaler_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[4] <= video_scaler_0_avalon_scaler_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[5] <= video_scaler_0_avalon_scaler_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[6] <= video_scaler_0_avalon_scaler_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[7] <= video_scaler_0_avalon_scaler_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[8] <= video_scaler_0_avalon_scaler_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[9] <= video_scaler_0_avalon_scaler_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[10] <= video_scaler_0_avalon_scaler_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[11] <= video_scaler_0_avalon_scaler_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[12] <= video_scaler_0_avalon_scaler_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[13] <= video_scaler_0_avalon_scaler_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[14] <= video_scaler_0_avalon_scaler_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[15] <= video_scaler_0_avalon_scaler_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[16] <= video_scaler_0_avalon_scaler_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[17] <= video_scaler_0_avalon_scaler_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[18] <= video_scaler_0_avalon_scaler_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[19] <= video_scaler_0_avalon_scaler_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[20] <= video_scaler_0_avalon_scaler_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[21] <= video_scaler_0_avalon_scaler_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[22] <= video_scaler_0_avalon_scaler_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[23] <= video_scaler_0_avalon_scaler_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[24] <= video_scaler_0_avalon_scaler_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[25] <= video_scaler_0_avalon_scaler_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[26] <= video_scaler_0_avalon_scaler_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[27] <= video_scaler_0_avalon_scaler_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[28] <= video_scaler_0_avalon_scaler_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_data[29] <= video_scaler_0_avalon_scaler_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_endofpacket <= video_scaler_0_avalon_scaler_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa <= video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_startofpacket <= video_scaler_0_avalon_scaler_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_dual_clock_buffer_0_avalon_dc_buffer_sink_valid <= video_scaler_0_avalon_scaler_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29] => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_source_valid => ~NO_FANOUT~
video_vga_controller_0_avalon_vga_sink_ready_from_sa => video_dual_clock_buffer_0_avalon_dc_buffer_source_ready.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_ready <= video_vga_controller_0_avalon_vga_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0
clk_stream_in => clk_stream_in.IN1
clk_stream_out => clk_stream_out.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => comb.IN1
stream_out_ready => comb.IN1
stream_in_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= dcfifo:Data_FIFO.q
stream_out_data[1] <= dcfifo:Data_FIFO.q
stream_out_data[2] <= dcfifo:Data_FIFO.q
stream_out_data[3] <= dcfifo:Data_FIFO.q
stream_out_data[4] <= dcfifo:Data_FIFO.q
stream_out_data[5] <= dcfifo:Data_FIFO.q
stream_out_data[6] <= dcfifo:Data_FIFO.q
stream_out_data[7] <= dcfifo:Data_FIFO.q
stream_out_data[8] <= dcfifo:Data_FIFO.q
stream_out_data[9] <= dcfifo:Data_FIFO.q
stream_out_data[10] <= dcfifo:Data_FIFO.q
stream_out_data[11] <= dcfifo:Data_FIFO.q
stream_out_data[12] <= dcfifo:Data_FIFO.q
stream_out_data[13] <= dcfifo:Data_FIFO.q
stream_out_data[14] <= dcfifo:Data_FIFO.q
stream_out_data[15] <= dcfifo:Data_FIFO.q
stream_out_data[16] <= dcfifo:Data_FIFO.q
stream_out_data[17] <= dcfifo:Data_FIFO.q
stream_out_data[18] <= dcfifo:Data_FIFO.q
stream_out_data[19] <= dcfifo:Data_FIFO.q
stream_out_data[20] <= dcfifo:Data_FIFO.q
stream_out_data[21] <= dcfifo:Data_FIFO.q
stream_out_data[22] <= dcfifo:Data_FIFO.q
stream_out_data[23] <= dcfifo:Data_FIFO.q
stream_out_data[24] <= dcfifo:Data_FIFO.q
stream_out_data[25] <= dcfifo:Data_FIFO.q
stream_out_data[26] <= dcfifo:Data_FIFO.q
stream_out_data[27] <= dcfifo:Data_FIFO.q
stream_out_data[28] <= dcfifo:Data_FIFO.q
stream_out_data[29] <= dcfifo:Data_FIFO.q
stream_out_startofpacket <= dcfifo:Data_FIFO.q
stream_out_endofpacket <= dcfifo:Data_FIFO.q
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= dcfifo:Data_FIFO.rdempty


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO
data[0] => dcfifo_hpj1:auto_generated.data[0]
data[1] => dcfifo_hpj1:auto_generated.data[1]
data[2] => dcfifo_hpj1:auto_generated.data[2]
data[3] => dcfifo_hpj1:auto_generated.data[3]
data[4] => dcfifo_hpj1:auto_generated.data[4]
data[5] => dcfifo_hpj1:auto_generated.data[5]
data[6] => dcfifo_hpj1:auto_generated.data[6]
data[7] => dcfifo_hpj1:auto_generated.data[7]
data[8] => dcfifo_hpj1:auto_generated.data[8]
data[9] => dcfifo_hpj1:auto_generated.data[9]
data[10] => dcfifo_hpj1:auto_generated.data[10]
data[11] => dcfifo_hpj1:auto_generated.data[11]
data[12] => dcfifo_hpj1:auto_generated.data[12]
data[13] => dcfifo_hpj1:auto_generated.data[13]
data[14] => dcfifo_hpj1:auto_generated.data[14]
data[15] => dcfifo_hpj1:auto_generated.data[15]
data[16] => dcfifo_hpj1:auto_generated.data[16]
data[17] => dcfifo_hpj1:auto_generated.data[17]
data[18] => dcfifo_hpj1:auto_generated.data[18]
data[19] => dcfifo_hpj1:auto_generated.data[19]
data[20] => dcfifo_hpj1:auto_generated.data[20]
data[21] => dcfifo_hpj1:auto_generated.data[21]
data[22] => dcfifo_hpj1:auto_generated.data[22]
data[23] => dcfifo_hpj1:auto_generated.data[23]
data[24] => dcfifo_hpj1:auto_generated.data[24]
data[25] => dcfifo_hpj1:auto_generated.data[25]
data[26] => dcfifo_hpj1:auto_generated.data[26]
data[27] => dcfifo_hpj1:auto_generated.data[27]
data[28] => dcfifo_hpj1:auto_generated.data[28]
data[29] => dcfifo_hpj1:auto_generated.data[29]
data[30] => dcfifo_hpj1:auto_generated.data[30]
data[31] => dcfifo_hpj1:auto_generated.data[31]
q[0] <= dcfifo_hpj1:auto_generated.q[0]
q[1] <= dcfifo_hpj1:auto_generated.q[1]
q[2] <= dcfifo_hpj1:auto_generated.q[2]
q[3] <= dcfifo_hpj1:auto_generated.q[3]
q[4] <= dcfifo_hpj1:auto_generated.q[4]
q[5] <= dcfifo_hpj1:auto_generated.q[5]
q[6] <= dcfifo_hpj1:auto_generated.q[6]
q[7] <= dcfifo_hpj1:auto_generated.q[7]
q[8] <= dcfifo_hpj1:auto_generated.q[8]
q[9] <= dcfifo_hpj1:auto_generated.q[9]
q[10] <= dcfifo_hpj1:auto_generated.q[10]
q[11] <= dcfifo_hpj1:auto_generated.q[11]
q[12] <= dcfifo_hpj1:auto_generated.q[12]
q[13] <= dcfifo_hpj1:auto_generated.q[13]
q[14] <= dcfifo_hpj1:auto_generated.q[14]
q[15] <= dcfifo_hpj1:auto_generated.q[15]
q[16] <= dcfifo_hpj1:auto_generated.q[16]
q[17] <= dcfifo_hpj1:auto_generated.q[17]
q[18] <= dcfifo_hpj1:auto_generated.q[18]
q[19] <= dcfifo_hpj1:auto_generated.q[19]
q[20] <= dcfifo_hpj1:auto_generated.q[20]
q[21] <= dcfifo_hpj1:auto_generated.q[21]
q[22] <= dcfifo_hpj1:auto_generated.q[22]
q[23] <= dcfifo_hpj1:auto_generated.q[23]
q[24] <= dcfifo_hpj1:auto_generated.q[24]
q[25] <= dcfifo_hpj1:auto_generated.q[25]
q[26] <= dcfifo_hpj1:auto_generated.q[26]
q[27] <= dcfifo_hpj1:auto_generated.q[27]
q[28] <= dcfifo_hpj1:auto_generated.q[28]
q[29] <= dcfifo_hpj1:auto_generated.q[29]
q[30] <= dcfifo_hpj1:auto_generated.q[30]
q[31] <= dcfifo_hpj1:auto_generated.q[31]
rdclk => dcfifo_hpj1:auto_generated.rdclk
rdreq => dcfifo_hpj1:auto_generated.rdreq
wrclk => dcfifo_hpj1:auto_generated.wrclk
wrreq => dcfifo_hpj1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_hpj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_hpj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hpj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hpj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hpj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hpj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hpj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hpj1:auto_generated.wrusedw[6]


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated
data[0] => altsyncram_7ku:fifo_ram.data_a[0]
data[1] => altsyncram_7ku:fifo_ram.data_a[1]
data[2] => altsyncram_7ku:fifo_ram.data_a[2]
data[3] => altsyncram_7ku:fifo_ram.data_a[3]
data[4] => altsyncram_7ku:fifo_ram.data_a[4]
data[5] => altsyncram_7ku:fifo_ram.data_a[5]
data[6] => altsyncram_7ku:fifo_ram.data_a[6]
data[7] => altsyncram_7ku:fifo_ram.data_a[7]
data[8] => altsyncram_7ku:fifo_ram.data_a[8]
data[9] => altsyncram_7ku:fifo_ram.data_a[9]
data[10] => altsyncram_7ku:fifo_ram.data_a[10]
data[11] => altsyncram_7ku:fifo_ram.data_a[11]
data[12] => altsyncram_7ku:fifo_ram.data_a[12]
data[13] => altsyncram_7ku:fifo_ram.data_a[13]
data[14] => altsyncram_7ku:fifo_ram.data_a[14]
data[15] => altsyncram_7ku:fifo_ram.data_a[15]
data[16] => altsyncram_7ku:fifo_ram.data_a[16]
data[17] => altsyncram_7ku:fifo_ram.data_a[17]
data[18] => altsyncram_7ku:fifo_ram.data_a[18]
data[19] => altsyncram_7ku:fifo_ram.data_a[19]
data[20] => altsyncram_7ku:fifo_ram.data_a[20]
data[21] => altsyncram_7ku:fifo_ram.data_a[21]
data[22] => altsyncram_7ku:fifo_ram.data_a[22]
data[23] => altsyncram_7ku:fifo_ram.data_a[23]
data[24] => altsyncram_7ku:fifo_ram.data_a[24]
data[25] => altsyncram_7ku:fifo_ram.data_a[25]
data[26] => altsyncram_7ku:fifo_ram.data_a[26]
data[27] => altsyncram_7ku:fifo_ram.data_a[27]
data[28] => altsyncram_7ku:fifo_ram.data_a[28]
data[29] => altsyncram_7ku:fifo_ram.data_a[29]
data[30] => altsyncram_7ku:fifo_ram.data_a[30]
data[31] => altsyncram_7ku:fifo_ram.data_a[31]
q[0] <= altsyncram_7ku:fifo_ram.q_b[0]
q[1] <= altsyncram_7ku:fifo_ram.q_b[1]
q[2] <= altsyncram_7ku:fifo_ram.q_b[2]
q[3] <= altsyncram_7ku:fifo_ram.q_b[3]
q[4] <= altsyncram_7ku:fifo_ram.q_b[4]
q[5] <= altsyncram_7ku:fifo_ram.q_b[5]
q[6] <= altsyncram_7ku:fifo_ram.q_b[6]
q[7] <= altsyncram_7ku:fifo_ram.q_b[7]
q[8] <= altsyncram_7ku:fifo_ram.q_b[8]
q[9] <= altsyncram_7ku:fifo_ram.q_b[9]
q[10] <= altsyncram_7ku:fifo_ram.q_b[10]
q[11] <= altsyncram_7ku:fifo_ram.q_b[11]
q[12] <= altsyncram_7ku:fifo_ram.q_b[12]
q[13] <= altsyncram_7ku:fifo_ram.q_b[13]
q[14] <= altsyncram_7ku:fifo_ram.q_b[14]
q[15] <= altsyncram_7ku:fifo_ram.q_b[15]
q[16] <= altsyncram_7ku:fifo_ram.q_b[16]
q[17] <= altsyncram_7ku:fifo_ram.q_b[17]
q[18] <= altsyncram_7ku:fifo_ram.q_b[18]
q[19] <= altsyncram_7ku:fifo_ram.q_b[19]
q[20] <= altsyncram_7ku:fifo_ram.q_b[20]
q[21] <= altsyncram_7ku:fifo_ram.q_b[21]
q[22] <= altsyncram_7ku:fifo_ram.q_b[22]
q[23] <= altsyncram_7ku:fifo_ram.q_b[23]
q[24] <= altsyncram_7ku:fifo_ram.q_b[24]
q[25] <= altsyncram_7ku:fifo_ram.q_b[25]
q[26] <= altsyncram_7ku:fifo_ram.q_b[26]
q[27] <= altsyncram_7ku:fifo_ram.q_b[27]
q[28] <= altsyncram_7ku:fifo_ram.q_b[28]
q[29] <= altsyncram_7ku:fifo_ram.q_b[29]
q[30] <= altsyncram_7ku:fifo_ram.q_b[30]
q[31] <= altsyncram_7ku:fifo_ram.q_b[31]
rdclk => a_graycounter_f86:rdptr_g1p.clock
rdclk => altsyncram_7ku:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_7u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_41c:wrptr_g1p.clock
wrclk => a_graycounter_31c:wrptr_gp.clock
wrclk => altsyncram_7ku:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_8u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_41c:wrptr_g1p.cnt_en
wrreq => a_graycounter_31c:wrptr_gp.cnt_en
wrreq => altsyncram_7ku:fifo_ram.wren_a
wrreq => mux_1u7:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_1u7:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
clock => dffpipe_1v8:dffpipe16.clock
d[0] => dffpipe_1v8:dffpipe16.d[0]
d[1] => dffpipe_1v8:dffpipe16.d[1]
d[2] => dffpipe_1v8:dffpipe16.d[2]
d[3] => dffpipe_1v8:dffpipe16.d[3]
d[4] => dffpipe_1v8:dffpipe16.d[4]
d[5] => dffpipe_1v8:dffpipe16.d[5]
d[6] => dffpipe_1v8:dffpipe16.d[6]
d[7] => dffpipe_1v8:dffpipe16.d[7]
q[0] <= dffpipe_1v8:dffpipe16.q[0]
q[1] <= dffpipe_1v8:dffpipe16.q[1]
q[2] <= dffpipe_1v8:dffpipe16.q[2]
q[3] <= dffpipe_1v8:dffpipe16.q[3]
q[4] <= dffpipe_1v8:dffpipe16.q[4]
q[5] <= dffpipe_1v8:dffpipe16.q[5]
q[6] <= dffpipe_1v8:dffpipe16.q[6]
q[7] <= dffpipe_1v8:dffpipe16.q[7]


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
clock => dffpipe_2v8:dffpipe20.clock
d[0] => dffpipe_2v8:dffpipe20.d[0]
d[1] => dffpipe_2v8:dffpipe20.d[1]
d[2] => dffpipe_2v8:dffpipe20.d[2]
d[3] => dffpipe_2v8:dffpipe20.d[3]
d[4] => dffpipe_2v8:dffpipe20.d[4]
d[5] => dffpipe_2v8:dffpipe20.d[5]
d[6] => dffpipe_2v8:dffpipe20.d[6]
d[7] => dffpipe_2v8:dffpipe20.d[7]
q[0] <= dffpipe_2v8:dffpipe20.q[0]
q[1] <= dffpipe_2v8:dffpipe20.q[1]
q[2] <= dffpipe_2v8:dffpipe20.q[2]
q[3] <= dffpipe_2v8:dffpipe20.q[3]
q[4] <= dffpipe_2v8:dffpipe20.q[4]
q[5] <= dffpipe_2v8:dffpipe20.q[5]
q[6] <= dffpipe_2v8:dffpipe20.q[6]
q[7] <= dffpipe_2v8:dffpipe20.q[7]


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave
clk => d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => video_pixel_buffer_dma_0_avalon_control_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => video_pixel_buffer_dma_0_avalon_control_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN49
cpu_0_data_master_address_to_slave[5] => Equal0.IN48
cpu_0_data_master_address_to_slave[6] => Equal0.IN47
cpu_0_data_master_address_to_slave[7] => Equal0.IN46
cpu_0_data_master_address_to_slave[8] => Equal0.IN45
cpu_0_data_master_address_to_slave[9] => Equal0.IN44
cpu_0_data_master_address_to_slave[10] => Equal0.IN43
cpu_0_data_master_address_to_slave[11] => Equal0.IN42
cpu_0_data_master_address_to_slave[12] => Equal0.IN41
cpu_0_data_master_address_to_slave[13] => Equal0.IN40
cpu_0_data_master_address_to_slave[14] => Equal0.IN39
cpu_0_data_master_address_to_slave[15] => Equal0.IN38
cpu_0_data_master_address_to_slave[16] => Equal0.IN37
cpu_0_data_master_address_to_slave[17] => Equal0.IN36
cpu_0_data_master_address_to_slave[18] => Equal0.IN35
cpu_0_data_master_address_to_slave[19] => Equal0.IN34
cpu_0_data_master_address_to_slave[20] => Equal0.IN33
cpu_0_data_master_address_to_slave[21] => Equal0.IN32
cpu_0_data_master_address_to_slave[22] => Equal0.IN31
cpu_0_data_master_address_to_slave[23] => Equal0.IN30
cpu_0_data_master_address_to_slave[24] => Equal0.IN29
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => internal_cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register_in.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => internal_cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => internal_cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.IN1
cpu_0_data_master_write => video_pixel_buffer_dma_0_avalon_control_slave_write.IN1
cpu_0_data_master_writedata[0] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => video_pixel_buffer_dma_0_avalon_control_slave_writedata[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.ACLR
reset_n => d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.PRESET
video_pixel_buffer_dma_0_avalon_control_slave_readdata[0] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[1] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[2] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[3] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[4] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[5] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[6] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[7] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[8] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[9] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[10] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[11] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[12] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[13] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[14] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[15] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[16] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[17] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[18] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[19] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[20] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[21] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[22] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[23] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[24] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[25] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[26] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[27] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[28] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[29] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[30] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30].DATAIN
video_pixel_buffer_dma_0_avalon_control_slave_readdata[31] => video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_video_pixel_buffer_dma_0_avalon_control_slave <= internal_cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave <= internal_cpu_0_data_master_qualified_request_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave <= cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave <= internal_cpu_0_data_master_requests_video_pixel_buffer_dma_0_avalon_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer <= d1_video_pixel_buffer_dma_0_avalon_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[0] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[1] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[2] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_byteenable[3] <= A_WE_StdLogicVector.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_read <= cpu_0_data_master_read_data_valid_video_pixel_buffer_dma_0_avalon_control_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[0] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[1] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[2] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[3] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[4] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[5] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[6] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[7] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[8] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[9] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[10] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[11] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[12] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[13] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[14] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[15] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[16] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[17] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[18] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[19] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[20] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[21] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[22] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[23] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[24] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[25] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[26] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[27] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[28] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[29] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[30] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_readdata_from_sa[31] <= video_pixel_buffer_dma_0_avalon_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_write <= video_pixel_buffer_dma_0_avalon_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_control_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].CLK
clk => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0].CLK
clk => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1].CLK
clk => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.CLK
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0].ACLR
reset_n => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1].ACLR
reset_n => internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].ACLR
reset_n => video_pixel_buffer_dma_0_avalon_pixel_dma_master_reset.DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[0] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[0] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18].DATAIN
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[19] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[20] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[21] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[22] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[23] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[24] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[25] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[26] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[27] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[28] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[29] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[30] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[31] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => r_1.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_qualified_request_sram_0_avalon_sram_slave => r_1.IN0
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => r_1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => p1_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => pre_dbs_count_enable.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read => r_1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => process_1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0].ENA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave => video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1].ENA
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_data_valid_sram_0_avalon_sram_slave_shift_register => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave => Add1.IN4
video_pixel_buffer_dma_0_avalon_pixel_dma_master_requests_sram_0_avalon_sram_slave => r_1.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[0] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[1] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[2] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[3] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[4] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[5] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[6] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[7] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[8] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[9] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[10] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[11] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[12] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[13] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[14] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[15] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[16] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[17] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[18] <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[19] <= <VCC>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[20] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[21] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[22] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[23] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[24] <= <VCC>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[25] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[26] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[27] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[28] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[29] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[30] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address_to_slave[31] <= <GND>
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0] <= internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1] <= internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter <= internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0] <= dbs_latent_16_reg_segment_0[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1] <= dbs_latent_16_reg_segment_0[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2] <= dbs_latent_16_reg_segment_0[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3] <= dbs_latent_16_reg_segment_0[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4] <= dbs_latent_16_reg_segment_0[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5] <= dbs_latent_16_reg_segment_0[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6] <= dbs_latent_16_reg_segment_0[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7] <= dbs_latent_16_reg_segment_0[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8] <= dbs_latent_16_reg_segment_0[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9] <= dbs_latent_16_reg_segment_0[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10] <= dbs_latent_16_reg_segment_0[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11] <= dbs_latent_16_reg_segment_0[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12] <= dbs_latent_16_reg_segment_0[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13] <= dbs_latent_16_reg_segment_0[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14] <= dbs_latent_16_reg_segment_0[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15] <= dbs_latent_16_reg_segment_0[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16] <= sram_0_avalon_sram_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17] <= sram_0_avalon_sram_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18] <= sram_0_avalon_sram_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19] <= sram_0_avalon_sram_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20] <= sram_0_avalon_sram_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21] <= sram_0_avalon_sram_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22] <= sram_0_avalon_sram_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23] <= sram_0_avalon_sram_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24] <= sram_0_avalon_sram_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25] <= sram_0_avalon_sram_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26] <= sram_0_avalon_sram_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27] <= sram_0_avalon_sram_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28] <= sram_0_avalon_sram_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29] <= sram_0_avalon_sram_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30] <= sram_0_avalon_sram_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31] <= sram_0_avalon_sram_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid <= video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_clipper_0_avalon_clipper_sink_ready_from_sa => video_pixel_buffer_dma_0_avalon_pixel_source_ready.DATAIN
video_pixel_buffer_dma_0_avalon_pixel_source_data[0] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[1] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[2] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[3] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[4] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[5] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[6] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[7] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[8] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[9] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[10] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[11] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[12] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[13] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[14] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[15] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[16] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[17] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[18] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[19] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[20] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[21] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[22] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_data[23] => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_endofpacket => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_startofpacket => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_valid => ~NO_FANOUT~
video_pixel_buffer_dma_0_avalon_pixel_source_ready <= video_clipper_0_avalon_clipper_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0
clk => clk.IN1
reset => reset.IN1
slave_address[0] => Equal0.IN1
slave_address[0] => Equal1.IN0
slave_address[0] => Equal2.IN1
slave_address[1] => Equal0.IN0
slave_address[1] => Equal1.IN1
slave_address[1] => Equal2.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdata[16] => fifo_data_in[16].IN1
master_readdata[17] => fifo_data_in[17].IN1
master_readdata[18] => fifo_data_in[18].IN1
master_readdata[19] => fifo_data_in[19].IN1
master_readdata[20] => fifo_data_in[20].IN1
master_readdata[21] => fifo_data_in[21].IN1
master_readdata[22] => fifo_data_in[22].IN1
master_readdata[23] => fifo_data_in[23].IN1
master_readdata[24] => ~NO_FANOUT~
master_readdata[25] => ~NO_FANOUT~
master_readdata[26] => ~NO_FANOUT~
master_readdata[27] => ~NO_FANOUT~
master_readdata[28] => ~NO_FANOUT~
master_readdata[29] => ~NO_FANOUT~
master_readdata[30] => ~NO_FANOUT~
master_readdata[31] => ~NO_FANOUT~
master_readdatavalid => always5.IN1
master_readdatavalid => reading_first_pixel_in_image.OUTPUTSELECT
master_readdatavalid => fifo_write.IN1
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => next_state.OUTPUTSELECT
master_waitrequest => always3.IN1
master_waitrequest => always7.IN1
master_waitrequest => always5.IN1
stream_ready => fifo_read.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= buffer_start_address[1].DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
master_arbiterlock <= master_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= scfifo:Image_Buffer.q
stream_data[1] <= scfifo:Image_Buffer.q
stream_data[2] <= scfifo:Image_Buffer.q
stream_data[3] <= scfifo:Image_Buffer.q
stream_data[4] <= scfifo:Image_Buffer.q
stream_data[5] <= scfifo:Image_Buffer.q
stream_data[6] <= scfifo:Image_Buffer.q
stream_data[7] <= scfifo:Image_Buffer.q
stream_data[8] <= scfifo:Image_Buffer.q
stream_data[9] <= scfifo:Image_Buffer.q
stream_data[10] <= scfifo:Image_Buffer.q
stream_data[11] <= scfifo:Image_Buffer.q
stream_data[12] <= scfifo:Image_Buffer.q
stream_data[13] <= scfifo:Image_Buffer.q
stream_data[14] <= scfifo:Image_Buffer.q
stream_data[15] <= scfifo:Image_Buffer.q
stream_data[16] <= scfifo:Image_Buffer.q
stream_data[17] <= scfifo:Image_Buffer.q
stream_data[18] <= scfifo:Image_Buffer.q
stream_data[19] <= scfifo:Image_Buffer.q
stream_data[20] <= scfifo:Image_Buffer.q
stream_data[21] <= scfifo:Image_Buffer.q
stream_data[22] <= scfifo:Image_Buffer.q
stream_data[23] <= scfifo:Image_Buffer.q
stream_startofpacket <= scfifo:Image_Buffer.q
stream_endofpacket <= scfifo:Image_Buffer.q
stream_empty[0] <= <GND>
stream_empty[1] <= <GND>
stream_valid <= scfifo:Image_Buffer.empty


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer
data[0] => scfifo_60a1:auto_generated.data[0]
data[1] => scfifo_60a1:auto_generated.data[1]
data[2] => scfifo_60a1:auto_generated.data[2]
data[3] => scfifo_60a1:auto_generated.data[3]
data[4] => scfifo_60a1:auto_generated.data[4]
data[5] => scfifo_60a1:auto_generated.data[5]
data[6] => scfifo_60a1:auto_generated.data[6]
data[7] => scfifo_60a1:auto_generated.data[7]
data[8] => scfifo_60a1:auto_generated.data[8]
data[9] => scfifo_60a1:auto_generated.data[9]
data[10] => scfifo_60a1:auto_generated.data[10]
data[11] => scfifo_60a1:auto_generated.data[11]
data[12] => scfifo_60a1:auto_generated.data[12]
data[13] => scfifo_60a1:auto_generated.data[13]
data[14] => scfifo_60a1:auto_generated.data[14]
data[15] => scfifo_60a1:auto_generated.data[15]
data[16] => scfifo_60a1:auto_generated.data[16]
data[17] => scfifo_60a1:auto_generated.data[17]
data[18] => scfifo_60a1:auto_generated.data[18]
data[19] => scfifo_60a1:auto_generated.data[19]
data[20] => scfifo_60a1:auto_generated.data[20]
data[21] => scfifo_60a1:auto_generated.data[21]
data[22] => scfifo_60a1:auto_generated.data[22]
data[23] => scfifo_60a1:auto_generated.data[23]
data[24] => scfifo_60a1:auto_generated.data[24]
data[25] => scfifo_60a1:auto_generated.data[25]
q[0] <= scfifo_60a1:auto_generated.q[0]
q[1] <= scfifo_60a1:auto_generated.q[1]
q[2] <= scfifo_60a1:auto_generated.q[2]
q[3] <= scfifo_60a1:auto_generated.q[3]
q[4] <= scfifo_60a1:auto_generated.q[4]
q[5] <= scfifo_60a1:auto_generated.q[5]
q[6] <= scfifo_60a1:auto_generated.q[6]
q[7] <= scfifo_60a1:auto_generated.q[7]
q[8] <= scfifo_60a1:auto_generated.q[8]
q[9] <= scfifo_60a1:auto_generated.q[9]
q[10] <= scfifo_60a1:auto_generated.q[10]
q[11] <= scfifo_60a1:auto_generated.q[11]
q[12] <= scfifo_60a1:auto_generated.q[12]
q[13] <= scfifo_60a1:auto_generated.q[13]
q[14] <= scfifo_60a1:auto_generated.q[14]
q[15] <= scfifo_60a1:auto_generated.q[15]
q[16] <= scfifo_60a1:auto_generated.q[16]
q[17] <= scfifo_60a1:auto_generated.q[17]
q[18] <= scfifo_60a1:auto_generated.q[18]
q[19] <= scfifo_60a1:auto_generated.q[19]
q[20] <= scfifo_60a1:auto_generated.q[20]
q[21] <= scfifo_60a1:auto_generated.q[21]
q[22] <= scfifo_60a1:auto_generated.q[22]
q[23] <= scfifo_60a1:auto_generated.q[23]
q[24] <= scfifo_60a1:auto_generated.q[24]
q[25] <= scfifo_60a1:auto_generated.q[25]
wrreq => scfifo_60a1:auto_generated.wrreq
rdreq => scfifo_60a1:auto_generated.rdreq
clock => scfifo_60a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_60a1:auto_generated.sclr
empty <= scfifo_60a1:auto_generated.empty
full <= scfifo_60a1:auto_generated.full
almost_full <= scfifo_60a1:auto_generated.almost_full
almost_empty <= scfifo_60a1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_rn31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_rn31:dpfifo.data[0]
data[1] => a_dpfifo_rn31:dpfifo.data[1]
data[2] => a_dpfifo_rn31:dpfifo.data[2]
data[3] => a_dpfifo_rn31:dpfifo.data[3]
data[4] => a_dpfifo_rn31:dpfifo.data[4]
data[5] => a_dpfifo_rn31:dpfifo.data[5]
data[6] => a_dpfifo_rn31:dpfifo.data[6]
data[7] => a_dpfifo_rn31:dpfifo.data[7]
data[8] => a_dpfifo_rn31:dpfifo.data[8]
data[9] => a_dpfifo_rn31:dpfifo.data[9]
data[10] => a_dpfifo_rn31:dpfifo.data[10]
data[11] => a_dpfifo_rn31:dpfifo.data[11]
data[12] => a_dpfifo_rn31:dpfifo.data[12]
data[13] => a_dpfifo_rn31:dpfifo.data[13]
data[14] => a_dpfifo_rn31:dpfifo.data[14]
data[15] => a_dpfifo_rn31:dpfifo.data[15]
data[16] => a_dpfifo_rn31:dpfifo.data[16]
data[17] => a_dpfifo_rn31:dpfifo.data[17]
data[18] => a_dpfifo_rn31:dpfifo.data[18]
data[19] => a_dpfifo_rn31:dpfifo.data[19]
data[20] => a_dpfifo_rn31:dpfifo.data[20]
data[21] => a_dpfifo_rn31:dpfifo.data[21]
data[22] => a_dpfifo_rn31:dpfifo.data[22]
data[23] => a_dpfifo_rn31:dpfifo.data[23]
data[24] => a_dpfifo_rn31:dpfifo.data[24]
data[25] => a_dpfifo_rn31:dpfifo.data[25]
empty <= a_dpfifo_rn31:dpfifo.empty
full <= a_dpfifo_rn31:dpfifo.full
q[0] <= a_dpfifo_rn31:dpfifo.q[0]
q[1] <= a_dpfifo_rn31:dpfifo.q[1]
q[2] <= a_dpfifo_rn31:dpfifo.q[2]
q[3] <= a_dpfifo_rn31:dpfifo.q[3]
q[4] <= a_dpfifo_rn31:dpfifo.q[4]
q[5] <= a_dpfifo_rn31:dpfifo.q[5]
q[6] <= a_dpfifo_rn31:dpfifo.q[6]
q[7] <= a_dpfifo_rn31:dpfifo.q[7]
q[8] <= a_dpfifo_rn31:dpfifo.q[8]
q[9] <= a_dpfifo_rn31:dpfifo.q[9]
q[10] <= a_dpfifo_rn31:dpfifo.q[10]
q[11] <= a_dpfifo_rn31:dpfifo.q[11]
q[12] <= a_dpfifo_rn31:dpfifo.q[12]
q[13] <= a_dpfifo_rn31:dpfifo.q[13]
q[14] <= a_dpfifo_rn31:dpfifo.q[14]
q[15] <= a_dpfifo_rn31:dpfifo.q[15]
q[16] <= a_dpfifo_rn31:dpfifo.q[16]
q[17] <= a_dpfifo_rn31:dpfifo.q[17]
q[18] <= a_dpfifo_rn31:dpfifo.q[18]
q[19] <= a_dpfifo_rn31:dpfifo.q[19]
q[20] <= a_dpfifo_rn31:dpfifo.q[20]
q[21] <= a_dpfifo_rn31:dpfifo.q[21]
q[22] <= a_dpfifo_rn31:dpfifo.q[22]
q[23] <= a_dpfifo_rn31:dpfifo.q[23]
q[24] <= a_dpfifo_rn31:dpfifo.q[24]
q[25] <= a_dpfifo_rn31:dpfifo.q[25]
rdreq => a_dpfifo_rn31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_rn31:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_rn31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo
clock => altsyncram_1d81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1d81:FIFOram.data_a[0]
data[1] => altsyncram_1d81:FIFOram.data_a[1]
data[2] => altsyncram_1d81:FIFOram.data_a[2]
data[3] => altsyncram_1d81:FIFOram.data_a[3]
data[4] => altsyncram_1d81:FIFOram.data_a[4]
data[5] => altsyncram_1d81:FIFOram.data_a[5]
data[6] => altsyncram_1d81:FIFOram.data_a[6]
data[7] => altsyncram_1d81:FIFOram.data_a[7]
data[8] => altsyncram_1d81:FIFOram.data_a[8]
data[9] => altsyncram_1d81:FIFOram.data_a[9]
data[10] => altsyncram_1d81:FIFOram.data_a[10]
data[11] => altsyncram_1d81:FIFOram.data_a[11]
data[12] => altsyncram_1d81:FIFOram.data_a[12]
data[13] => altsyncram_1d81:FIFOram.data_a[13]
data[14] => altsyncram_1d81:FIFOram.data_a[14]
data[15] => altsyncram_1d81:FIFOram.data_a[15]
data[16] => altsyncram_1d81:FIFOram.data_a[16]
data[17] => altsyncram_1d81:FIFOram.data_a[17]
data[18] => altsyncram_1d81:FIFOram.data_a[18]
data[19] => altsyncram_1d81:FIFOram.data_a[19]
data[20] => altsyncram_1d81:FIFOram.data_a[20]
data[21] => altsyncram_1d81:FIFOram.data_a[21]
data[22] => altsyncram_1d81:FIFOram.data_a[22]
data[23] => altsyncram_1d81:FIFOram.data_a[23]
data[24] => altsyncram_1d81:FIFOram.data_a[24]
data[25] => altsyncram_1d81:FIFOram.data_a[25]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1d81:FIFOram.q_b[0]
q[1] <= altsyncram_1d81:FIFOram.q_b[1]
q[2] <= altsyncram_1d81:FIFOram.q_b[2]
q[3] <= altsyncram_1d81:FIFOram.q_b[3]
q[4] <= altsyncram_1d81:FIFOram.q_b[4]
q[5] <= altsyncram_1d81:FIFOram.q_b[5]
q[6] <= altsyncram_1d81:FIFOram.q_b[6]
q[7] <= altsyncram_1d81:FIFOram.q_b[7]
q[8] <= altsyncram_1d81:FIFOram.q_b[8]
q[9] <= altsyncram_1d81:FIFOram.q_b[9]
q[10] <= altsyncram_1d81:FIFOram.q_b[10]
q[11] <= altsyncram_1d81:FIFOram.q_b[11]
q[12] <= altsyncram_1d81:FIFOram.q_b[12]
q[13] <= altsyncram_1d81:FIFOram.q_b[13]
q[14] <= altsyncram_1d81:FIFOram.q_b[14]
q[15] <= altsyncram_1d81:FIFOram.q_b[15]
q[16] <= altsyncram_1d81:FIFOram.q_b[16]
q[17] <= altsyncram_1d81:FIFOram.q_b[17]
q[18] <= altsyncram_1d81:FIFOram.q_b[18]
q[19] <= altsyncram_1d81:FIFOram.q_b[19]
q[20] <= altsyncram_1d81:FIFOram.q_b[20]
q[21] <= altsyncram_1d81:FIFOram.q_b[21]
q[22] <= altsyncram_1d81:FIFOram.q_b[22]
q[23] <= altsyncram_1d81:FIFOram.q_b[23]
q[24] <= altsyncram_1d81:FIFOram.q_b[24]
q[25] <= altsyncram_1d81:FIFOram.q_b[25]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_1d81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|video_rgb_resampler_0_avalon_rgb_sink_arbitrator:the_video_rgb_resampler_0_avalon_rgb_sink
clk => ~NO_FANOUT~
reset_n => video_rgb_resampler_0_avalon_rgb_sink_reset.DATAIN
video_clipper_0_avalon_clipper_source_data[0] => video_rgb_resampler_0_avalon_rgb_sink_data[0].DATAIN
video_clipper_0_avalon_clipper_source_data[1] => video_rgb_resampler_0_avalon_rgb_sink_data[1].DATAIN
video_clipper_0_avalon_clipper_source_data[2] => video_rgb_resampler_0_avalon_rgb_sink_data[2].DATAIN
video_clipper_0_avalon_clipper_source_data[3] => video_rgb_resampler_0_avalon_rgb_sink_data[3].DATAIN
video_clipper_0_avalon_clipper_source_data[4] => video_rgb_resampler_0_avalon_rgb_sink_data[4].DATAIN
video_clipper_0_avalon_clipper_source_data[5] => video_rgb_resampler_0_avalon_rgb_sink_data[5].DATAIN
video_clipper_0_avalon_clipper_source_data[6] => video_rgb_resampler_0_avalon_rgb_sink_data[6].DATAIN
video_clipper_0_avalon_clipper_source_data[7] => video_rgb_resampler_0_avalon_rgb_sink_data[7].DATAIN
video_clipper_0_avalon_clipper_source_data[8] => video_rgb_resampler_0_avalon_rgb_sink_data[8].DATAIN
video_clipper_0_avalon_clipper_source_data[9] => video_rgb_resampler_0_avalon_rgb_sink_data[9].DATAIN
video_clipper_0_avalon_clipper_source_data[10] => video_rgb_resampler_0_avalon_rgb_sink_data[10].DATAIN
video_clipper_0_avalon_clipper_source_data[11] => video_rgb_resampler_0_avalon_rgb_sink_data[11].DATAIN
video_clipper_0_avalon_clipper_source_data[12] => video_rgb_resampler_0_avalon_rgb_sink_data[12].DATAIN
video_clipper_0_avalon_clipper_source_data[13] => video_rgb_resampler_0_avalon_rgb_sink_data[13].DATAIN
video_clipper_0_avalon_clipper_source_data[14] => video_rgb_resampler_0_avalon_rgb_sink_data[14].DATAIN
video_clipper_0_avalon_clipper_source_data[15] => video_rgb_resampler_0_avalon_rgb_sink_data[15].DATAIN
video_clipper_0_avalon_clipper_source_data[16] => video_rgb_resampler_0_avalon_rgb_sink_data[16].DATAIN
video_clipper_0_avalon_clipper_source_data[17] => video_rgb_resampler_0_avalon_rgb_sink_data[17].DATAIN
video_clipper_0_avalon_clipper_source_data[18] => video_rgb_resampler_0_avalon_rgb_sink_data[18].DATAIN
video_clipper_0_avalon_clipper_source_data[19] => video_rgb_resampler_0_avalon_rgb_sink_data[19].DATAIN
video_clipper_0_avalon_clipper_source_data[20] => video_rgb_resampler_0_avalon_rgb_sink_data[20].DATAIN
video_clipper_0_avalon_clipper_source_data[21] => video_rgb_resampler_0_avalon_rgb_sink_data[21].DATAIN
video_clipper_0_avalon_clipper_source_data[22] => video_rgb_resampler_0_avalon_rgb_sink_data[22].DATAIN
video_clipper_0_avalon_clipper_source_data[23] => video_rgb_resampler_0_avalon_rgb_sink_data[23].DATAIN
video_clipper_0_avalon_clipper_source_endofpacket => video_rgb_resampler_0_avalon_rgb_sink_endofpacket.DATAIN
video_clipper_0_avalon_clipper_source_startofpacket => video_rgb_resampler_0_avalon_rgb_sink_startofpacket.DATAIN
video_clipper_0_avalon_clipper_source_valid => video_rgb_resampler_0_avalon_rgb_sink_valid.DATAIN
video_rgb_resampler_0_avalon_rgb_sink_ready => video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa.DATAIN
video_rgb_resampler_0_avalon_rgb_sink_data[0] <= video_clipper_0_avalon_clipper_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[1] <= video_clipper_0_avalon_clipper_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[2] <= video_clipper_0_avalon_clipper_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[3] <= video_clipper_0_avalon_clipper_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[4] <= video_clipper_0_avalon_clipper_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[5] <= video_clipper_0_avalon_clipper_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[6] <= video_clipper_0_avalon_clipper_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[7] <= video_clipper_0_avalon_clipper_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[8] <= video_clipper_0_avalon_clipper_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[9] <= video_clipper_0_avalon_clipper_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[10] <= video_clipper_0_avalon_clipper_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[11] <= video_clipper_0_avalon_clipper_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[12] <= video_clipper_0_avalon_clipper_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[13] <= video_clipper_0_avalon_clipper_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[14] <= video_clipper_0_avalon_clipper_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[15] <= video_clipper_0_avalon_clipper_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[16] <= video_clipper_0_avalon_clipper_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[17] <= video_clipper_0_avalon_clipper_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[18] <= video_clipper_0_avalon_clipper_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[19] <= video_clipper_0_avalon_clipper_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[20] <= video_clipper_0_avalon_clipper_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[21] <= video_clipper_0_avalon_clipper_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[22] <= video_clipper_0_avalon_clipper_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_data[23] <= video_clipper_0_avalon_clipper_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_endofpacket <= video_clipper_0_avalon_clipper_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_ready_from_sa <= video_rgb_resampler_0_avalon_rgb_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_startofpacket <= video_clipper_0_avalon_clipper_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_rgb_resampler_0_avalon_rgb_sink_valid <= video_clipper_0_avalon_clipper_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_rgb_resampler_0_avalon_rgb_source_arbitrator:the_video_rgb_resampler_0_avalon_rgb_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[0] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[1] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[2] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[3] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[4] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[5] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[6] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[7] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[8] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[9] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[10] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[11] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[12] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[13] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[14] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[15] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[16] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[17] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[18] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[19] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[20] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[21] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[22] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[23] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[24] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[25] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[26] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[27] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[28] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_data[29] => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_endofpacket => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_startofpacket => ~NO_FANOUT~
video_rgb_resampler_0_avalon_rgb_source_valid => ~NO_FANOUT~
video_scaler_0_avalon_scaler_sink_ready_from_sa => video_rgb_resampler_0_avalon_rgb_source_ready.DATAIN
video_rgb_resampler_0_avalon_rgb_source_ready <= video_scaler_0_avalon_scaler_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_scaler_0_avalon_scaler_sink_arbitrator:the_video_scaler_0_avalon_scaler_sink
clk => ~NO_FANOUT~
reset_n => video_scaler_0_avalon_scaler_sink_reset.DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[0] => video_scaler_0_avalon_scaler_sink_data[0].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[1] => video_scaler_0_avalon_scaler_sink_data[1].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[2] => video_scaler_0_avalon_scaler_sink_data[2].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[3] => video_scaler_0_avalon_scaler_sink_data[3].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[4] => video_scaler_0_avalon_scaler_sink_data[4].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[5] => video_scaler_0_avalon_scaler_sink_data[5].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[6] => video_scaler_0_avalon_scaler_sink_data[6].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[7] => video_scaler_0_avalon_scaler_sink_data[7].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[8] => video_scaler_0_avalon_scaler_sink_data[8].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[9] => video_scaler_0_avalon_scaler_sink_data[9].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[10] => video_scaler_0_avalon_scaler_sink_data[10].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[11] => video_scaler_0_avalon_scaler_sink_data[11].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[12] => video_scaler_0_avalon_scaler_sink_data[12].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[13] => video_scaler_0_avalon_scaler_sink_data[13].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[14] => video_scaler_0_avalon_scaler_sink_data[14].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[15] => video_scaler_0_avalon_scaler_sink_data[15].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[16] => video_scaler_0_avalon_scaler_sink_data[16].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[17] => video_scaler_0_avalon_scaler_sink_data[17].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[18] => video_scaler_0_avalon_scaler_sink_data[18].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[19] => video_scaler_0_avalon_scaler_sink_data[19].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[20] => video_scaler_0_avalon_scaler_sink_data[20].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[21] => video_scaler_0_avalon_scaler_sink_data[21].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[22] => video_scaler_0_avalon_scaler_sink_data[22].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[23] => video_scaler_0_avalon_scaler_sink_data[23].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[24] => video_scaler_0_avalon_scaler_sink_data[24].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[25] => video_scaler_0_avalon_scaler_sink_data[25].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[26] => video_scaler_0_avalon_scaler_sink_data[26].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[27] => video_scaler_0_avalon_scaler_sink_data[27].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[28] => video_scaler_0_avalon_scaler_sink_data[28].DATAIN
video_rgb_resampler_0_avalon_rgb_source_data[29] => video_scaler_0_avalon_scaler_sink_data[29].DATAIN
video_rgb_resampler_0_avalon_rgb_source_endofpacket => video_scaler_0_avalon_scaler_sink_endofpacket.DATAIN
video_rgb_resampler_0_avalon_rgb_source_startofpacket => video_scaler_0_avalon_scaler_sink_startofpacket.DATAIN
video_rgb_resampler_0_avalon_rgb_source_valid => video_scaler_0_avalon_scaler_sink_valid.DATAIN
video_scaler_0_avalon_scaler_sink_ready => video_scaler_0_avalon_scaler_sink_ready_from_sa.DATAIN
video_scaler_0_avalon_scaler_sink_data[0] <= video_rgb_resampler_0_avalon_rgb_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[1] <= video_rgb_resampler_0_avalon_rgb_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[2] <= video_rgb_resampler_0_avalon_rgb_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[3] <= video_rgb_resampler_0_avalon_rgb_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[4] <= video_rgb_resampler_0_avalon_rgb_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[5] <= video_rgb_resampler_0_avalon_rgb_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[6] <= video_rgb_resampler_0_avalon_rgb_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[7] <= video_rgb_resampler_0_avalon_rgb_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[8] <= video_rgb_resampler_0_avalon_rgb_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[9] <= video_rgb_resampler_0_avalon_rgb_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[10] <= video_rgb_resampler_0_avalon_rgb_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[11] <= video_rgb_resampler_0_avalon_rgb_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[12] <= video_rgb_resampler_0_avalon_rgb_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[13] <= video_rgb_resampler_0_avalon_rgb_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[14] <= video_rgb_resampler_0_avalon_rgb_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[15] <= video_rgb_resampler_0_avalon_rgb_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[16] <= video_rgb_resampler_0_avalon_rgb_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[17] <= video_rgb_resampler_0_avalon_rgb_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[18] <= video_rgb_resampler_0_avalon_rgb_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[19] <= video_rgb_resampler_0_avalon_rgb_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[20] <= video_rgb_resampler_0_avalon_rgb_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[21] <= video_rgb_resampler_0_avalon_rgb_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[22] <= video_rgb_resampler_0_avalon_rgb_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[23] <= video_rgb_resampler_0_avalon_rgb_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[24] <= video_rgb_resampler_0_avalon_rgb_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[25] <= video_rgb_resampler_0_avalon_rgb_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[26] <= video_rgb_resampler_0_avalon_rgb_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[27] <= video_rgb_resampler_0_avalon_rgb_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[28] <= video_rgb_resampler_0_avalon_rgb_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_data[29] <= video_rgb_resampler_0_avalon_rgb_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_endofpacket <= video_rgb_resampler_0_avalon_rgb_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_ready_from_sa <= video_scaler_0_avalon_scaler_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_startofpacket <= video_rgb_resampler_0_avalon_rgb_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_scaler_0_avalon_scaler_sink_valid <= video_rgb_resampler_0_avalon_rgb_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_scaler_0_avalon_scaler_source_arbitrator:the_video_scaler_0_avalon_scaler_source
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa => video_scaler_0_avalon_scaler_source_ready.DATAIN
video_scaler_0_avalon_scaler_source_data[0] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[1] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[2] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[3] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[4] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[5] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[6] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[7] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[8] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[9] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[10] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[11] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[12] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[13] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[14] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[15] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[16] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[17] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[18] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[19] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[20] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[21] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[22] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[23] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[24] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[25] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[26] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[27] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[28] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_data[29] => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_endofpacket => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_startofpacket => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_valid => ~NO_FANOUT~
video_scaler_0_avalon_scaler_source_ready <= video_dual_clock_buffer_0_avalon_dc_buffer_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_data[24] => stream_in_data[24].IN1
stream_in_data[25] => stream_in_data[25].IN1
stream_in_data[26] => stream_in_data[26].IN1
stream_in_data[27] => stream_in_data[27].IN1
stream_in_data[28] => stream_in_data[28].IN1
stream_in_data[29] => stream_in_data[29].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_multiply_height:Multiply_Height.stream_in_ready
stream_out_data[0] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[16] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[17] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[18] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[19] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[20] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[21] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[22] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[23] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[24] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[25] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[26] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[27] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[28] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_data[29] <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= altera_up_video_scaler_multiply_width:Multiply_Width.stream_out_valid


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => fifo_data_in.DATAA
stream_in_data[1] => fifo_data_in.DATAA
stream_in_data[2] => fifo_data_in.DATAA
stream_in_data[3] => fifo_data_in.DATAA
stream_in_data[4] => fifo_data_in.DATAA
stream_in_data[5] => fifo_data_in.DATAA
stream_in_data[6] => fifo_data_in.DATAA
stream_in_data[7] => fifo_data_in.DATAA
stream_in_data[8] => fifo_data_in.DATAA
stream_in_data[9] => fifo_data_in.DATAA
stream_in_data[10] => fifo_data_in.DATAA
stream_in_data[11] => fifo_data_in.DATAA
stream_in_data[12] => fifo_data_in.DATAA
stream_in_data[13] => fifo_data_in.DATAA
stream_in_data[14] => fifo_data_in.DATAA
stream_in_data[15] => fifo_data_in.DATAA
stream_in_data[16] => fifo_data_in.DATAA
stream_in_data[17] => fifo_data_in.DATAA
stream_in_data[18] => fifo_data_in.DATAA
stream_in_data[19] => fifo_data_in.DATAA
stream_in_data[20] => fifo_data_in.DATAA
stream_in_data[21] => fifo_data_in.DATAA
stream_in_data[22] => fifo_data_in.DATAA
stream_in_data[23] => fifo_data_in.DATAA
stream_in_data[24] => fifo_data_in.DATAA
stream_in_data[25] => fifo_data_in.DATAA
stream_in_data[26] => fifo_data_in.DATAA
stream_in_data[27] => fifo_data_in.DATAA
stream_in_data[28] => fifo_data_in.DATAA
stream_in_data[29] => fifo_data_in.DATAA
stream_in_startofpacket => fifo_data_in.DATAA
stream_in_endofpacket => fifo_data_in.DATAA
stream_in_valid => always3.IN1
stream_in_valid => fifo_write.IN1
stream_out_ready => always2.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
data[0] => scfifo_qd31:auto_generated.data[0]
data[1] => scfifo_qd31:auto_generated.data[1]
data[2] => scfifo_qd31:auto_generated.data[2]
data[3] => scfifo_qd31:auto_generated.data[3]
data[4] => scfifo_qd31:auto_generated.data[4]
data[5] => scfifo_qd31:auto_generated.data[5]
data[6] => scfifo_qd31:auto_generated.data[6]
data[7] => scfifo_qd31:auto_generated.data[7]
data[8] => scfifo_qd31:auto_generated.data[8]
data[9] => scfifo_qd31:auto_generated.data[9]
data[10] => scfifo_qd31:auto_generated.data[10]
data[11] => scfifo_qd31:auto_generated.data[11]
data[12] => scfifo_qd31:auto_generated.data[12]
data[13] => scfifo_qd31:auto_generated.data[13]
data[14] => scfifo_qd31:auto_generated.data[14]
data[15] => scfifo_qd31:auto_generated.data[15]
data[16] => scfifo_qd31:auto_generated.data[16]
data[17] => scfifo_qd31:auto_generated.data[17]
data[18] => scfifo_qd31:auto_generated.data[18]
data[19] => scfifo_qd31:auto_generated.data[19]
data[20] => scfifo_qd31:auto_generated.data[20]
data[21] => scfifo_qd31:auto_generated.data[21]
data[22] => scfifo_qd31:auto_generated.data[22]
data[23] => scfifo_qd31:auto_generated.data[23]
data[24] => scfifo_qd31:auto_generated.data[24]
data[25] => scfifo_qd31:auto_generated.data[25]
data[26] => scfifo_qd31:auto_generated.data[26]
data[27] => scfifo_qd31:auto_generated.data[27]
data[28] => scfifo_qd31:auto_generated.data[28]
data[29] => scfifo_qd31:auto_generated.data[29]
data[30] => scfifo_qd31:auto_generated.data[30]
data[31] => scfifo_qd31:auto_generated.data[31]
q[0] <= scfifo_qd31:auto_generated.q[0]
q[1] <= scfifo_qd31:auto_generated.q[1]
q[2] <= scfifo_qd31:auto_generated.q[2]
q[3] <= scfifo_qd31:auto_generated.q[3]
q[4] <= scfifo_qd31:auto_generated.q[4]
q[5] <= scfifo_qd31:auto_generated.q[5]
q[6] <= scfifo_qd31:auto_generated.q[6]
q[7] <= scfifo_qd31:auto_generated.q[7]
q[8] <= scfifo_qd31:auto_generated.q[8]
q[9] <= scfifo_qd31:auto_generated.q[9]
q[10] <= scfifo_qd31:auto_generated.q[10]
q[11] <= scfifo_qd31:auto_generated.q[11]
q[12] <= scfifo_qd31:auto_generated.q[12]
q[13] <= scfifo_qd31:auto_generated.q[13]
q[14] <= scfifo_qd31:auto_generated.q[14]
q[15] <= scfifo_qd31:auto_generated.q[15]
q[16] <= scfifo_qd31:auto_generated.q[16]
q[17] <= scfifo_qd31:auto_generated.q[17]
q[18] <= scfifo_qd31:auto_generated.q[18]
q[19] <= scfifo_qd31:auto_generated.q[19]
q[20] <= scfifo_qd31:auto_generated.q[20]
q[21] <= scfifo_qd31:auto_generated.q[21]
q[22] <= scfifo_qd31:auto_generated.q[22]
q[23] <= scfifo_qd31:auto_generated.q[23]
q[24] <= scfifo_qd31:auto_generated.q[24]
q[25] <= scfifo_qd31:auto_generated.q[25]
q[26] <= scfifo_qd31:auto_generated.q[26]
q[27] <= scfifo_qd31:auto_generated.q[27]
q[28] <= scfifo_qd31:auto_generated.q[28]
q[29] <= scfifo_qd31:auto_generated.q[29]
q[30] <= scfifo_qd31:auto_generated.q[30]
q[31] <= scfifo_qd31:auto_generated.q[31]
wrreq => scfifo_qd31:auto_generated.wrreq
rdreq => scfifo_qd31:auto_generated.rdreq
clock => scfifo_qd31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qd31:auto_generated.sclr
empty <= scfifo_qd31:auto_generated.empty
full <= scfifo_qd31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated
clock => a_dpfifo_d531:dpfifo.clock
data[0] => a_dpfifo_d531:dpfifo.data[0]
data[1] => a_dpfifo_d531:dpfifo.data[1]
data[2] => a_dpfifo_d531:dpfifo.data[2]
data[3] => a_dpfifo_d531:dpfifo.data[3]
data[4] => a_dpfifo_d531:dpfifo.data[4]
data[5] => a_dpfifo_d531:dpfifo.data[5]
data[6] => a_dpfifo_d531:dpfifo.data[6]
data[7] => a_dpfifo_d531:dpfifo.data[7]
data[8] => a_dpfifo_d531:dpfifo.data[8]
data[9] => a_dpfifo_d531:dpfifo.data[9]
data[10] => a_dpfifo_d531:dpfifo.data[10]
data[11] => a_dpfifo_d531:dpfifo.data[11]
data[12] => a_dpfifo_d531:dpfifo.data[12]
data[13] => a_dpfifo_d531:dpfifo.data[13]
data[14] => a_dpfifo_d531:dpfifo.data[14]
data[15] => a_dpfifo_d531:dpfifo.data[15]
data[16] => a_dpfifo_d531:dpfifo.data[16]
data[17] => a_dpfifo_d531:dpfifo.data[17]
data[18] => a_dpfifo_d531:dpfifo.data[18]
data[19] => a_dpfifo_d531:dpfifo.data[19]
data[20] => a_dpfifo_d531:dpfifo.data[20]
data[21] => a_dpfifo_d531:dpfifo.data[21]
data[22] => a_dpfifo_d531:dpfifo.data[22]
data[23] => a_dpfifo_d531:dpfifo.data[23]
data[24] => a_dpfifo_d531:dpfifo.data[24]
data[25] => a_dpfifo_d531:dpfifo.data[25]
data[26] => a_dpfifo_d531:dpfifo.data[26]
data[27] => a_dpfifo_d531:dpfifo.data[27]
data[28] => a_dpfifo_d531:dpfifo.data[28]
data[29] => a_dpfifo_d531:dpfifo.data[29]
data[30] => a_dpfifo_d531:dpfifo.data[30]
data[31] => a_dpfifo_d531:dpfifo.data[31]
empty <= a_dpfifo_d531:dpfifo.empty
full <= a_dpfifo_d531:dpfifo.full
q[0] <= a_dpfifo_d531:dpfifo.q[0]
q[1] <= a_dpfifo_d531:dpfifo.q[1]
q[2] <= a_dpfifo_d531:dpfifo.q[2]
q[3] <= a_dpfifo_d531:dpfifo.q[3]
q[4] <= a_dpfifo_d531:dpfifo.q[4]
q[5] <= a_dpfifo_d531:dpfifo.q[5]
q[6] <= a_dpfifo_d531:dpfifo.q[6]
q[7] <= a_dpfifo_d531:dpfifo.q[7]
q[8] <= a_dpfifo_d531:dpfifo.q[8]
q[9] <= a_dpfifo_d531:dpfifo.q[9]
q[10] <= a_dpfifo_d531:dpfifo.q[10]
q[11] <= a_dpfifo_d531:dpfifo.q[11]
q[12] <= a_dpfifo_d531:dpfifo.q[12]
q[13] <= a_dpfifo_d531:dpfifo.q[13]
q[14] <= a_dpfifo_d531:dpfifo.q[14]
q[15] <= a_dpfifo_d531:dpfifo.q[15]
q[16] <= a_dpfifo_d531:dpfifo.q[16]
q[17] <= a_dpfifo_d531:dpfifo.q[17]
q[18] <= a_dpfifo_d531:dpfifo.q[18]
q[19] <= a_dpfifo_d531:dpfifo.q[19]
q[20] <= a_dpfifo_d531:dpfifo.q[20]
q[21] <= a_dpfifo_d531:dpfifo.q[21]
q[22] <= a_dpfifo_d531:dpfifo.q[22]
q[23] <= a_dpfifo_d531:dpfifo.q[23]
q[24] <= a_dpfifo_d531:dpfifo.q[24]
q[25] <= a_dpfifo_d531:dpfifo.q[25]
q[26] <= a_dpfifo_d531:dpfifo.q[26]
q[27] <= a_dpfifo_d531:dpfifo.q[27]
q[28] <= a_dpfifo_d531:dpfifo.q[28]
q[29] <= a_dpfifo_d531:dpfifo.q[29]
q[30] <= a_dpfifo_d531:dpfifo.q[30]
q[31] <= a_dpfifo_d531:dpfifo.q[31]
rdreq => a_dpfifo_d531:dpfifo.rreq
sclr => a_dpfifo_d531:dpfifo.sclr
wrreq => a_dpfifo_d531:dpfifo.wreq


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo
clock => altsyncram_pc81:FIFOram.clock0
clock => cntr_f5b:rd_ptr_msb.clock
clock => cntr_s57:usedw_counter.clock
clock => cntr_g5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_pc81:FIFOram.data_a[0]
data[1] => altsyncram_pc81:FIFOram.data_a[1]
data[2] => altsyncram_pc81:FIFOram.data_a[2]
data[3] => altsyncram_pc81:FIFOram.data_a[3]
data[4] => altsyncram_pc81:FIFOram.data_a[4]
data[5] => altsyncram_pc81:FIFOram.data_a[5]
data[6] => altsyncram_pc81:FIFOram.data_a[6]
data[7] => altsyncram_pc81:FIFOram.data_a[7]
data[8] => altsyncram_pc81:FIFOram.data_a[8]
data[9] => altsyncram_pc81:FIFOram.data_a[9]
data[10] => altsyncram_pc81:FIFOram.data_a[10]
data[11] => altsyncram_pc81:FIFOram.data_a[11]
data[12] => altsyncram_pc81:FIFOram.data_a[12]
data[13] => altsyncram_pc81:FIFOram.data_a[13]
data[14] => altsyncram_pc81:FIFOram.data_a[14]
data[15] => altsyncram_pc81:FIFOram.data_a[15]
data[16] => altsyncram_pc81:FIFOram.data_a[16]
data[17] => altsyncram_pc81:FIFOram.data_a[17]
data[18] => altsyncram_pc81:FIFOram.data_a[18]
data[19] => altsyncram_pc81:FIFOram.data_a[19]
data[20] => altsyncram_pc81:FIFOram.data_a[20]
data[21] => altsyncram_pc81:FIFOram.data_a[21]
data[22] => altsyncram_pc81:FIFOram.data_a[22]
data[23] => altsyncram_pc81:FIFOram.data_a[23]
data[24] => altsyncram_pc81:FIFOram.data_a[24]
data[25] => altsyncram_pc81:FIFOram.data_a[25]
data[26] => altsyncram_pc81:FIFOram.data_a[26]
data[27] => altsyncram_pc81:FIFOram.data_a[27]
data[28] => altsyncram_pc81:FIFOram.data_a[28]
data[29] => altsyncram_pc81:FIFOram.data_a[29]
data[30] => altsyncram_pc81:FIFOram.data_a[30]
data[31] => altsyncram_pc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_pc81:FIFOram.q_b[0]
q[1] <= altsyncram_pc81:FIFOram.q_b[1]
q[2] <= altsyncram_pc81:FIFOram.q_b[2]
q[3] <= altsyncram_pc81:FIFOram.q_b[3]
q[4] <= altsyncram_pc81:FIFOram.q_b[4]
q[5] <= altsyncram_pc81:FIFOram.q_b[5]
q[6] <= altsyncram_pc81:FIFOram.q_b[6]
q[7] <= altsyncram_pc81:FIFOram.q_b[7]
q[8] <= altsyncram_pc81:FIFOram.q_b[8]
q[9] <= altsyncram_pc81:FIFOram.q_b[9]
q[10] <= altsyncram_pc81:FIFOram.q_b[10]
q[11] <= altsyncram_pc81:FIFOram.q_b[11]
q[12] <= altsyncram_pc81:FIFOram.q_b[12]
q[13] <= altsyncram_pc81:FIFOram.q_b[13]
q[14] <= altsyncram_pc81:FIFOram.q_b[14]
q[15] <= altsyncram_pc81:FIFOram.q_b[15]
q[16] <= altsyncram_pc81:FIFOram.q_b[16]
q[17] <= altsyncram_pc81:FIFOram.q_b[17]
q[18] <= altsyncram_pc81:FIFOram.q_b[18]
q[19] <= altsyncram_pc81:FIFOram.q_b[19]
q[20] <= altsyncram_pc81:FIFOram.q_b[20]
q[21] <= altsyncram_pc81:FIFOram.q_b[21]
q[22] <= altsyncram_pc81:FIFOram.q_b[22]
q[23] <= altsyncram_pc81:FIFOram.q_b[23]
q[24] <= altsyncram_pc81:FIFOram.q_b[24]
q[25] <= altsyncram_pc81:FIFOram.q_b[25]
q[26] <= altsyncram_pc81:FIFOram.q_b[26]
q[27] <= altsyncram_pc81:FIFOram.q_b[27]
q[28] <= altsyncram_pc81:FIFOram.q_b[28]
q[29] <= altsyncram_pc81:FIFOram.q_b[29]
q[30] <= altsyncram_pc81:FIFOram.q_b[30]
q[31] <= altsyncram_pc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_f5b:rd_ptr_msb.sclr
sclr => cntr_s57:usedw_counter.sclr
sclr => cntr_g5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_pc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_s57:usedw_counter.updown
wreq => cntr_g5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
clk => enlarge_width_counter[0].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => enlarge_width_counter.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_data[24] => data.DATAB
stream_in_data[25] => data.DATAB
stream_in_data[26] => data.DATAB
stream_in_data[27] => data.DATAB
stream_in_data[28] => data.DATAB
stream_in_data[29] => data.DATAB
stream_in_startofpacket => startofpacket.DATAB
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink
clk => ~NO_FANOUT~
reset_n => video_vga_controller_0_avalon_vga_sink_reset.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0] => video_vga_controller_0_avalon_vga_sink_data[0].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1] => video_vga_controller_0_avalon_vga_sink_data[1].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2] => video_vga_controller_0_avalon_vga_sink_data[2].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3] => video_vga_controller_0_avalon_vga_sink_data[3].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4] => video_vga_controller_0_avalon_vga_sink_data[4].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5] => video_vga_controller_0_avalon_vga_sink_data[5].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6] => video_vga_controller_0_avalon_vga_sink_data[6].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7] => video_vga_controller_0_avalon_vga_sink_data[7].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8] => video_vga_controller_0_avalon_vga_sink_data[8].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9] => video_vga_controller_0_avalon_vga_sink_data[9].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10] => video_vga_controller_0_avalon_vga_sink_data[10].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11] => video_vga_controller_0_avalon_vga_sink_data[11].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12] => video_vga_controller_0_avalon_vga_sink_data[12].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13] => video_vga_controller_0_avalon_vga_sink_data[13].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14] => video_vga_controller_0_avalon_vga_sink_data[14].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15] => video_vga_controller_0_avalon_vga_sink_data[15].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16] => video_vga_controller_0_avalon_vga_sink_data[16].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17] => video_vga_controller_0_avalon_vga_sink_data[17].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18] => video_vga_controller_0_avalon_vga_sink_data[18].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19] => video_vga_controller_0_avalon_vga_sink_data[19].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20] => video_vga_controller_0_avalon_vga_sink_data[20].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21] => video_vga_controller_0_avalon_vga_sink_data[21].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22] => video_vga_controller_0_avalon_vga_sink_data[22].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23] => video_vga_controller_0_avalon_vga_sink_data[23].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24] => video_vga_controller_0_avalon_vga_sink_data[24].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25] => video_vga_controller_0_avalon_vga_sink_data[25].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26] => video_vga_controller_0_avalon_vga_sink_data[26].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27] => video_vga_controller_0_avalon_vga_sink_data[27].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28] => video_vga_controller_0_avalon_vga_sink_data[28].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29] => video_vga_controller_0_avalon_vga_sink_data[29].DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket => video_vga_controller_0_avalon_vga_sink_endofpacket.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket => video_vga_controller_0_avalon_vga_sink_startofpacket.DATAIN
video_dual_clock_buffer_0_avalon_dc_buffer_source_valid => video_vga_controller_0_avalon_vga_sink_valid.DATAIN
video_vga_controller_0_avalon_vga_sink_ready => video_vga_controller_0_avalon_vga_sink_ready_from_sa.DATAIN
video_vga_controller_0_avalon_vga_sink_data[0] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[1] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[2] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[3] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[4] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[5] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[6] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[7] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[8] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[9] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[10] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[11] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[12] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[13] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[14] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[15] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[16] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[17] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[18] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[19] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[20] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[21] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[22] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[23] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[24] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[25] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[26] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[27] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[28] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_data[29] <= video_dual_clock_buffer_0_avalon_dc_buffer_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_endofpacket <= video_dual_clock_buffer_0_avalon_dc_buffer_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_ready_from_sa <= video_vga_controller_0_avalon_vga_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_startofpacket <= video_dual_clock_buffer_0_avalon_dc_buffer_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
video_vga_controller_0_avalon_vga_sink_valid <= video_dual_clock_buffer_0_avalon_dc_buffer_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_en~reg0.CLK
clk => vga_color[0]~reg0.CLK
clk => vga_color[1]~reg0.CLK
clk => vga_color[2]~reg0.CLK
clk => vga_color[3]~reg0.CLK
clk => vga_color[4]~reg0.CLK
clk => vga_color[5]~reg0.CLK
clk => vga_color[6]~reg0.CLK
clk => vga_color[7]~reg0.CLK
clk => vga_color[8]~reg0.CLK
clk => vga_color[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_en~reg0.ENA
red_to_vga_display[0] => vga_color.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_en <= vga_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[0] <= vga_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[1] <= vga_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[2] <= vga_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[3] <= vga_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[4] <= vga_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[5] <= vga_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[6] <= vga_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[7] <= vga_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[8] <= vga_color[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[9] <= vga_color[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ECE423_soc|pll:inst2
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|ECE423_soc|pll:inst2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


