---
class: center, middle
.title[Introduction]

.subtitle[Executable specifications for instruction set architectures]
---
class: center
# Executable ISA specification

.center[<img style="margin-top:-0.7em;margin-bottom:-0.8em"  src="./img/executable-isa.svg">]
---
# State transformer-like semantics

```
read  :: Key -> f Value
write :: Key -> f Value -> f ()
```
---

.left-column[
## Load

```
load reg addr = \read write -> Just $
    write (Reg reg) (read (Addr addr))
```
]

.right-column[
<img src="./img/load.svg">
]
<div style="">__________________________________________________________________________</div>
---
.left-column[
## Add
```
add reg addr = \read write -> Just $
    let result = (+) <$> read (Reg reg) <*>
                         read (Addr addr)
        isZero = (== 0) <$> result
    in  write (Reg reg) result *>
        write (Flag Zero) (boolToValue <$> isZero)
```
]

.right-column[
<img src="./img/add.svg">
]
<div style="">__________________________________________________________________________</div>
---
.left-column[
## Jump

```
jump offset = \read write -> Just $
    write IC ((+ offset) <$> (read IC))
```
]
.right-column[
<img src="./img/jump.svg">
]
---

.left-column[
## Displaying concurrency relation of two programs
```
load R0 0
add  R0 1
```

```
load R1 1
```
]
.right-column[
<img style="width: 120%" src="./img/block-semantics.svg">
]
