<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: C:/Users/yachen/workzone/bsp/nano103bsp/Library/StdDriver/inc/pdma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a130fdf5722ba689d059adb73675fa2e.html">nano103bsp</a></li><li class="navelem"><a class="el" href="dir_485943f2f4252a88ce4d0a34497b3203.html">Library</a></li><li class="navelem"><a class="el" href="dir_0f03e5ba03306bed542ec4973c93a672.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_c12112a52bb23bb28e46c79cb25acd13.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pdma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pdma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef __PDMA_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define __PDMA_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;{</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*  Data Width Constant Definitions                                                                        */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">   35</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_8        0x00080000UL            </span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10522cab6c0fa8d45aeb59deb064dfac">   36</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_16       0x00100000UL            </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0e4d6deef47ba09e97543dc7594a59a3">   37</a></span>&#160;<span class="preprocessor">#define PDMA_WIDTH_32       0x00000000UL            </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/*  Address Attribute Constant Definitions                                                                 */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">   42</a></span>&#160;<span class="preprocessor">#define PDMA_SAR_INC        0x00000000UL            </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">   43</a></span>&#160;<span class="preprocessor">#define PDMA_SAR_FIX        0x00000020UL            </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e4dd7405575c9c493fd0caf15814800">   44</a></span>&#160;<span class="preprocessor">#define PDMA_SAR_WRA        0x00000030UL            </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">   45</a></span>&#160;<span class="preprocessor">#define PDMA_DAR_INC        0x00000000UL            </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">   46</a></span>&#160;<span class="preprocessor">#define PDMA_DAR_FIX        0x00000080UL            </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga854ba02e7cac7866a4cb9b90cdd153e2">   47</a></span>&#160;<span class="preprocessor">#define PDMA_DAR_WRA        0x000000C0UL            </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*  Peripheral Transfer Mode Constant Definitions                                                          */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">   52</a></span>&#160;<span class="preprocessor">#define PDMA_SPI0_TX        0x00000000UL            </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga07bbb3174e1c310aaf1c232a11ddbc62">   53</a></span>&#160;<span class="preprocessor">#define PDMA_SPI1_TX        0x00000001UL            </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad625d970deaa570105920c81c1500afe">   54</a></span>&#160;<span class="preprocessor">#define PDMA_UART0_TX       0x00000002UL            </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7062d121208f552131821681af03a0c">   55</a></span>&#160;<span class="preprocessor">#define PDMA_UART1_TX       0x00000003UL            </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga71b7c82ef62a83548e47e7c469ce5711">   56</a></span>&#160;<span class="preprocessor">#define PDMA_SPI3_TX        0x00000005UL            </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga49eeec08e3179eaf40d7475a690762e2">   57</a></span>&#160;<span class="preprocessor">#define PDMA_SPI2_TX        0x00000008UL            </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b577263363707e6f3e424cb4a77fa29">   58</a></span>&#160;<span class="preprocessor">#define PDMA_TMR0           0x00000009UL            </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa6de786409aaebb9186aab1758d75c98">   59</a></span>&#160;<span class="preprocessor">#define PDMA_TMR1           0x0000000AUL            </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab35d0784a13184bfb6d080dde8fa4c73">   60</a></span>&#160;<span class="preprocessor">#define PDMA_TMR2           0x0000000BUL            </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga78839c8689fc3be37a9e54ccd642961b">   61</a></span>&#160;<span class="preprocessor">#define PDMA_TMR3           0x0000000CUL            </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">   63</a></span>&#160;<span class="preprocessor">#define PDMA_SPI0_RX        0x00000010UL            </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba44d471efef119711b3e3f6547c133">   64</a></span>&#160;<span class="preprocessor">#define PDMA_SPI1_RX        0x00000011UL            </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a69da9283454af1332746b5f443d23">   65</a></span>&#160;<span class="preprocessor">#define PDMA_UART0_RX       0x00000012UL            </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18106be6fdcb4ecb40d5dabd85d845bc">   66</a></span>&#160;<span class="preprocessor">#define PDMA_UART1_RX       0x00000013UL            </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad88a87f6306cc19798f219b0fd6dee03">   67</a></span>&#160;<span class="preprocessor">#define PDMA_SPI3_RX        0x00000015UL            </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2c079335316a7755dd7549369cc60a33">   68</a></span>&#160;<span class="preprocessor">#define PDMA_ADC            0x00000016UL            </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c99ae5eccc9382e866b81fc5a9ee6d0">   69</a></span>&#160;<span class="preprocessor">#define PDMA_SPI2_RX        0x00000018UL            </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga345574611c87136e7d228d877449ad4e">   70</a></span>&#160;<span class="preprocessor">#define PDMA_MEM            0x0000001FUL            </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*  Time-out Counter Clock Source Prescaler Constant Definitions                                           */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6cc05a484255a0e59367f75747fb29c">   75</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW8        0x00000000UL      </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga499dc35631fdf6b4230ed3e0f5d9b68d">   76</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW9        0x00000000UL      </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga45e4fe33d6355f392ab986c8b1cc5540">   77</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW10       0x00000000UL      </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd52be52f6ed6e580bb5f1c46554dce6">   78</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW11       0x00000000UL      </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga939049684ec42a50b0f3607bb2cb82cf">   79</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW12       0x00000000UL      </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae0963ab1d10854c8dd678732c1f7a6ae">   80</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW13       0x00000000UL      </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d9cedee4c8a5c5b1c22e42e711ea5e0">   81</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW14       0x00000000UL      </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2f1a4fd2b6dc422801224358a91fa96">   82</a></span>&#160;<span class="preprocessor">#define PDMA_TOC_TPSC_HCLK_DIV_2POW15       0x00000000UL      </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NANO103_PDMA_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga80902f661e20836c3c80540c4db4b7c4">  100</a></span>&#160;<span class="preprocessor">#define PDMA_GET_INT_STATUS()   ((uint32_t)(PDMAGCR-&gt;GINTSTS))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">  112</a></span>&#160;<span class="preprocessor">#define PDMA_GET_CH_INT_STS(u32Ch)   (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;INTSTSn + (uint32_t)((u32Ch-1)*0x100))))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">  125</a></span>&#160;<span class="preprocessor">#define PDMA_CLR_CH_INT_FLAG(u32Ch, u32Mask)   (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;INTSTSn + (uint32_t)((u32Ch-1)*0x100))) = (u32Mask))</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga610eb8f9bfebadcc02204cb5cc8142ba">  138</a></span>&#160;<span class="preprocessor">#define PDMA_IS_CH_BUSY(u32Ch)    ((*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CTLn +(uint32_t)((u32Ch-1)*0x100))) &amp; PDMA_CH_CTLn_TRIGEN_Msk)? 1 : 0)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4ad503ead703803c6057a9d3c7fe535b">  151</a></span>&#160;<span class="preprocessor">#define PDMA_SET_SRC_ADDR(u32Ch, u32Addr) (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;SAn + (uint32_t)((u32Ch-1)*0x100))) = (u32Addr))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8cd611e41ed0e40c75a8bc7ea6cdabc7">  164</a></span>&#160;<span class="preprocessor">#define PDMA_SET_DST_ADDR(u32Ch, u32Addr) (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;DAn + (uint32_t)((u32Ch-1)*0x100))) = (u32Addr))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0abeb742f3df394150a0789aa4dd1af0">  177</a></span>&#160;<span class="preprocessor">#define PDMA_SET_TRANS_CNT(u32Ch, u32Count)    \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CNTn + (uint32_t)((u32Ch-1)*0x100))) = \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    ((*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CNTn + (uint32_t)((u32Ch-1)*0x100))) &amp; ~PDMA_CH_CNTn_TCNT_Msk) | (u32Count &amp; 0xffff))) \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3151525d500a975a993dd2ecfe417b42">  193</a></span>&#160;<span class="preprocessor">#define PDMA_SET_PERIODIC_CNT(u32Ch, u32Count)    \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">    (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CNTn + (uint32_t)((u32Ch-1)*0x100))) = \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">    ((*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CNTn + (uint32_t)((u32Ch-1)*0x100))) &amp; ~PDMA_CH_TOCn_TPSC_Msk) | ((u32Count &amp; 0xffff) &lt;&lt; PDMA_CH_TOCn_TPSC_Pos))) \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7ff26cd12b2ee45c33a0e3cfe61298b2">  208</a></span>&#160;<span class="preprocessor">#define PDMA_STOP(u32Ch) (*((__IO uint32_t *)((uint32_t)&amp;PDMA1-&gt;CTLn + (uint32_t)((u32Ch-1)*0x100))) &amp;= ~PDMA_CH_CTLn_CHEN_Msk)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a>(uint32_t u32Mask);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a>(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a>(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a>(uint32_t u32Ch, uint32_t u32Periphral, uint32_t u32ScatterEn, uint32_t u32DescAddr);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b46058bec15e3be2e3b4255c3aac3e4">PDMA_SetTimeOut</a>(uint32_t u32Ch, uint32_t u32OnOff, uint32_t u32TimeOutCnt);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a>(uint32_t u32Ch);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a>(uint32_t u32Ch, uint32_t u32Mask);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a>(uint32_t u32Ch, uint32_t u32Mask);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; <span class="comment">/* end of group NANO103_PDMA_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; <span class="comment">/* end of group NANO103_PDMA_Driver */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; <span class="comment">/* end of group NANO103_Device_Driver */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif //__PDMA_H__</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2015 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad2adb19540b9241d0c7982cfa99251f8"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad2adb19540b9241d0c7982cfa99251f8">PDMA_SetTransferMode</a></div><div class="ttdeci">void PDMA_SetTransferMode(uint32_t u32Ch, uint32_t u32Periphral, uint32_t u32ScatterEn, uint32_t u32DescAddr)</div><div class="ttdoc">Set PDMA Transfer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00115">pdma.c:115</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac243b7bdead36ee0dc6042c9c7e67aa1"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac243b7bdead36ee0dc6042c9c7e67aa1">PDMA_Close</a></div><div class="ttdeci">void PDMA_Close(void)</div><div class="ttdoc">PDMA Close.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00051">pdma.c:51</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf8075439ad51f51ff6acc64218a74477"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf8075439ad51f51ff6acc64218a74477">PDMA_SetTransferCnt</a></div><div class="ttdeci">void PDMA_SetTransferCnt(uint32_t u32Ch, uint32_t u32Width, uint32_t u32TransCount)</div><div class="ttdoc">Set PDMA Transfer Count.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00067">pdma.c:67</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27b2c77a625837f0e75592b2c040993f"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27b2c77a625837f0e75592b2c040993f">PDMA_Trigger</a></div><div class="ttdeci">void PDMA_Trigger(uint32_t u32Ch)</div><div class="ttdoc">Trigger PDMA.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00167">pdma.c:167</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga4fd46c5f3b680a1e7d5af398dc0f1981"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4fd46c5f3b680a1e7d5af398dc0f1981">PDMA_EnableInt</a></div><div class="ttdeci">void PDMA_EnableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00185">pdma.c:185</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gacc2cc6a09900276aa06f40d287bd1346"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacc2cc6a09900276aa06f40d287bd1346">PDMA_DisableInt</a></div><div class="ttdeci">void PDMA_DisableInt(uint32_t u32Ch, uint32_t u32Mask)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00203">pdma.c:203</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga57adda7a5b3cc4834bf6713af2992243"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga57adda7a5b3cc4834bf6713af2992243">PDMA_Open</a></div><div class="ttdeci">void PDMA_Open(uint32_t u32Mask)</div><div class="ttdoc">PDMA Open.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00037">pdma.c:37</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga18db38eff0079eefe428d2d7fbf2cc10"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga18db38eff0079eefe428d2d7fbf2cc10">PDMA_SetTransferAddr</a></div><div class="ttdeci">void PDMA_SetTransferAddr(uint32_t u32Ch, uint32_t u32SrcAddr, uint32_t u32SrcCtrl, uint32_t u32DstAddr, uint32_t u32DstCtrl)</div><div class="ttdoc">Set PDMA Transfer Address.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00088">pdma.c:88</a></div></div>
<div class="ttc" id="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3b46058bec15e3be2e3b4255c3aac3e4"><div class="ttname"><a href="group___n_a_n_o103___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b46058bec15e3be2e3b4255c3aac3e4">PDMA_SetTimeOut</a></div><div class="ttdeci">void PDMA_SetTimeOut(uint32_t u32Ch, uint32_t u32OnOff, uint32_t u32TimeOutCnt)</div><div class="ttdoc">Set PDMA Timeout.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8c_source.html#l00147">pdma.c:147</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:34 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
