// Seed: 3712840344
module module_0 #(
    parameter id_2 = 32'd19
) (
    id_1
);
  inout wire id_1;
  wire _id_2;
  reg [id_2 : (  1  )] id_3;
  assign id_1 = id_1;
  integer id_4 = -1;
  assign id_3 = 1;
  assign id_2 = id_2;
  id_5 :
  assert property (@(posedge -1) id_1) id_5 <= id_1;
  wire [-1 : -1] id_6;
  always id_3 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1
    , id_8,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
);
  wire id_9;
  ;
  assign id_0 = id_2;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
  assign id_8 = -1;
endmodule
