#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 28 21:04:54 2021
# Process ID: 3380
# Current directory: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4472 C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.xpr
# Log file: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/vivado.log
# Journal file: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.xpr
Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.648 ; gain = 0.000update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv
update_compile_order -fileset sources_1
close [ open C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv w ]
add_files C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 28 21:30:45 2021. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 28 21:30:45 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ns
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1024.965 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
save_wave_config {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:121]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   x
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
save_wave_config {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {20000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ThreeToOneMux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\register_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\LogicalControlUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ThreeToOneMux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\register_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\LogicalControlUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ThreeToOneMux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\register_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ALU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\LogicalControlUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20000ns
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 101 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 117 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 146 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 162 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   3
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 223 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 239 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be16-high.mem
WARNING: File be16-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be16.mem
WARNING: File be16.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 289 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be32-high.mem
WARNING: File be32-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 306 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be32.mem
WARNING: File be32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 323 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be64.mem
WARNING: File be64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 340 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
 Memory should be initialized from call-memfrob.mem
WARNING: File call-memfrob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 357 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 373 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 389 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 405 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 421 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 437 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 453 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 469 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 485 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 501 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 517 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 533 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 549 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 565 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 581 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 597 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 613 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 629 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 645 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 661 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 677 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 693 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 709 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 725 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 101 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 117 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 146 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 162 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   x
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   3
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 191 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 207 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 223 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 239 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16-high.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 255 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be16-high.mem
WARNING: File be16-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be16.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 272 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be16.mem
WARNING: File be16.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32-high.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 289 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be32-high.mem
WARNING: File be32-high.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be32.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 306 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be32.mem
WARNING: File be32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File be64.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 323 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
 Memory should be initialized from be64.mem
WARNING: File be64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-memfrob.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 340 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
 Memory should be initialized from call-memfrob.mem
WARNING: File call-memfrob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call-save.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 357 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 373 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 389 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 405 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 421 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 437 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 453 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 469 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 485 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 501 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 517 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 533 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 549 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 565 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   1
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 581 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 597 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 613 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 629 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 645 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 661 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 677 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 693 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 709 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   3
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv at line 725 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000000 
                   0
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.bytes referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.965 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxh.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/lsh-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/be64.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/arsh-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jlt-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jslt-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jlt-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/rsh-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jslt-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-invalid-reg-src.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/arsh64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-div-by-zero-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jeq-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/le64.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stb.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/be16.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxb.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxh.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-unknown-opcode.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-incomplete-lddw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-invalid-reg-dst.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/le16.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/exit.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/string-stack.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/neg64.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-jmp-out.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldx.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul32-reg-overflow.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxh.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsle-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsge-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-call-bad-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jset-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxw-all.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jeq-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jle-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/be32.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxdw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/rsh32.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/be64.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsgt-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/neg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mod64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsgt-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mod32.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stb.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul32-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/be16-high.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxb-chain.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul64-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/div64-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mod64.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-write-r10.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/arsh.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jge-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jne-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxdw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/be32.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul32-reg-overflow.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ja.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-stack-oob.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/be32-high.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-mod-by-zero-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/le64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/div32-high-divisor.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul64-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/be32.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsle-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/be16.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/subnet.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jslt-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-endian-size.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jgt-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-incomplete-lddw2.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jgt-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/div64-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-too-many-instructions.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxdw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-div64-by-zero-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/arsh-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/alu-arith.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu-bit.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxw-all.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/sth.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxw-all.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxb.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/prime.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxb-chain.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsge-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul64-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxb-all.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jeq-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/neg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/be32-high.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mod.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/lsh-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stack2.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsge-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxh-same-reg.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-div64-by-zero-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/le32.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/alu-bit.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-unknown-opcode.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/st.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jlt-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-mod64-by-zero-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/le64.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-incomplete-lddw2.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/arsh.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxb-chain.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stack.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jset-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxh-same-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsgt-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/lddw2.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul32-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jne-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stdw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-infinite-loop.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/le32.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/call-save.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul32-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jset-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/call-memfrob.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul-loop.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-div-by-zero-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsle-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/add.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stack2.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/div64-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/be64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxb.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/div32-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jle-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/be32-high.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jsle-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/div32-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxh-all2.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-mod-by-zero-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jle-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/subnet.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/call.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/div32-high-divisor.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxh-all2.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jit-bounce.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/lddw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxb-all2.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/div64-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jgt-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxdw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jgt-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxdw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/be16-high.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-div-by-zero-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stdw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ja.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/le16.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/exit-not-last.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mov.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxb-all.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/arsh32-high-shift.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/arsh32-high-shift.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stx.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-incomplete-lddw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-infinite-loop.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jmp.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/le16.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsge-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxh-all.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/stxw.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxh-all2.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxdw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/early-exit.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-too-many-instructions.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jslt-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-mod64-by-zero-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/lddw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxh-all.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/alu64-bit.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/subnet.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxb-all.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxb.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-endian-size.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu64-bit.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-div-by-zero-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-call-bad-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-call-unreg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/add.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu-arith.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stdw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxh-same-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/be16-high.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stack.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxh.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxb.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul32-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mul-loop.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxb-all.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/sth.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/alu64-arith.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jge-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-jmp-lddw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/div32-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxh-all.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-invalid-reg-dst.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/le32.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxb-all2.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/ldxb-all.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/string-stack.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxh.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/arsh64.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-jmp-lddw.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/prime.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-jmp-out.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jle-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jset-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/final_memory/be16.mem C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/err-write-r10.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jsgt-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-stack-oob.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jeq-imm.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxb-all.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/lddw2.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu64-arith.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stxb-all2.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-call-unreg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/div32-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mul64-imm.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/exit-not-last.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/err-invalid-reg-src.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/exit.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/call-memfrob.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/ldxw.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/sth.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/ldxh.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/jlt-reg.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/call.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/early-exit.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/call-memfrob.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mov.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/rsh-reg.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/jit-bounce.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/call-save.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/mod32.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/alu.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/neg64.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/mod.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/stxb.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/stb.bytes C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/rsh32.bytes}
WARNING: [filemgmt 56-12] File 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/bytecode/add.bytes' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPFassembly/results/add.res' cannot be added to the project because it already exists in the project, skipping this file
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu.bytes
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   8
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : fffffffffffffff8 
18446744073709551608
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16-high.mem
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32-high.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32.mem
Expected result : 1122334455667788 
                 128
 Memory should be initialized from be64.mem
Expected result : x102292e2f2c0708 
                 128
 Memory should be initialized from call-memfrob.mem
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x4321 
               17185
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000x0102030405 
                   0
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   4
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-bad-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-unreg.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-div-by-zero-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-endian-size.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw2.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-infinite-loop.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-dst.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-src.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-out.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file err-too-many-instructions.bytes
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.953 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu.bytes
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   8
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : fffffffffffffff8 
18446744073709551608
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16-high.mem
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32-high.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32.mem
Expected result : 1122334455667788 
                 128
 Memory should be initialized from be64.mem
Expected result : x102292e2f2c0708 
                 128
 Memory should be initialized from call-memfrob.mem
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x4321 
               17185
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000x0102030405 
                   0
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   4
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-bad-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-unreg.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-div-by-zero-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-endian-size.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw2.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-infinite-loop.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-dst.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-src.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-out.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file err-too-many-instructions.bytes
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.953 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.953 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.953 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   3
WARNING: File add.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu.bytes
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu64-bit.bytes
Expected result : 0000000000000x11 
                   x
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   8
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : fffffffffffffff8 
18446744073709551608
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16-high.mem
Expected result : 00000000000x1122 
                 128
 Memory should be initialized from be16.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32-high.mem
Expected result : 0000000x11223344 
                 128
 Memory should be initialized from be32.mem
Expected result : 1122334455667788 
                 128
 Memory should be initialized from be64.mem
Expected result : x102292e2f2c0708 
                 128
 Memory should be initialized from call-memfrob.mem
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000x4321 
               17185
WARNING: File call-save.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000x0102030405 
                   0
WARNING: File call.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-high-divisor.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   0
WARNING: File div32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x3 
                   4
WARNING: File early-exit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-bad-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-bad-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-call-unreg.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-call-unreg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-div-by-zero-imm.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-div-by-zero-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-div64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-endian-size.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-endian-size.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw2.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-incomplete-lddw2.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-infinite-loop.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-infinite-loop.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-dst.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-dst.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-src.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-invalid-reg-src.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-lddw.res"
Expected result : 0000000000000000 
                   x
WARNING: File err-jmp-lddw.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-out.res"
Expected result : 0000000000000000 
                   0
WARNING: File err-jmp-out.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-mod64-by-zero-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : ffffffffffffffff 
                   0
WARNING: File err-stack-oob.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File err-too-many-instructions.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file err-too-many-instructions.bytes
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.953 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control.svh:21]
INFO: [VRFC 10-311] analyzing module alu_control_unit
ERROR: [VRFC 10-2989] 'ALUcontrol_s' is not declared [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:25]
ERROR: [VRFC 10-2989] 'op_e' is not declared [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:27]
ERROR: [VRFC 10-2989] 'MOD' is not declared [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:33]
ERROR: [VRFC 10-2989] 'SUB' is not declared [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:34]
ERROR: [VRFC 10-2989] 'LE' is not declared [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:35]
ERROR: [VRFC 10-2865] module 'alu_control_unit' ignored due to previous errors [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/alu_control_unit.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.953 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.953 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x300000000 
         12884901888
WARNING: File div64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1040.953 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.184 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu-arith.bytes
Expected result : 0000000000000x2a 
                   x
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: Too many words specified in data file alu.bytes
                   x
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x2a 
                  42
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x11 
                  17
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x2a 
                  42
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x11 
                  17
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xffff8000 
          4294934528
WARNING: File arsh.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   8
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : fffffffffffffff8 
18446744073709551608
WARNING: File arsh64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   8
WARNING: File arsh32-high-shift.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File mod.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x5 
                   5
WARNING: File mod.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mod32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x0 
                   0
WARNING: File mod32.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000x30ba5a04 
18446744072229072567
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mov.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x1 
                   1
WARNING: File mov.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mul32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000xc 
                  12
WARNING: File mul32-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mul32-reg-overflow.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000x4 
                   4
WARNING: File mul32-reg-overflow.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mul32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 00000000000000xc 
                  12
WARNING: File mul32-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mul64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x100000004 
          4294967300
WARNING: File mul64-imm.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mul64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 000000x100000004 
          4294967300
WARNING: File mul64-reg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File neg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000xfffffffe 
          4294967294
WARNING: File neg.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File neg64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : fffffffffffffffe 
18446744073709551614
WARNING: File neg64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000x30ba5a04 
18446744072229072567
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000x30ba5a04 
18446744072229072567
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'a' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:181]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000x30ba5a04 
                   z
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'y' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:160]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.$unit_16to64SignExtend_sv
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000x30ba5a04 
           817519108
WARNING: File mod64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:38]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 38 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeData' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memWrite' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'memRead' is not allowed [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:119]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:44]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CPU_tb' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:25]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.184 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x2a 
                  42
WARNING: File alu-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x11 
                  17
WARNING: File alu-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x2a 
                  42
WARNING: File alu64-arith.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Expected result : 0000000000000x11 
                  17
WARNING: File alu64-bit.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
                   0
WARNING: File alu64.mem referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv at line 45 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.199 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 10:32:23 2021...
