Christophe Alias , Bogdan Pasca , Alexandru Plesco, FPGA-specific synthesis of loop-nests with pipelined computational cores, Microprocessors & Microsystems, v.36 n.8, p.606-619, November, 2012[doi>10.1016/j.micpro.2012.06.009]
F. Arandiga , A. Cohen , R. Donat , B. Matei, Edge detection insensitive to changes of illumination in the image, Image and Vision Computing, v.28 n.4, p.553-562, April, 2010[doi>10.1016/j.imavis.2009.09.002]
Christiaan Baaij , Matthijs Kooijman , Jan Kuper , Arjan Boeijink , Marco Gerards, C?aSH: Structural Descriptions of Synchronous Hardware Using Haskell, Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, p.714-721, September 01-03, 2010[doi>10.1109/DSD.2010.21]
Vinayaka Bandishti , Irshad Pananilath , Uday Bondhugula, Tiling stencil computations to maximize parallelism, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 10-16, 2012, Salt Lake City, Utah
R. Bleck, C. Rooth, D. Hu, and L. T. Smith. 1992. Salinity-driven thermocline transients in a wind- and thermohaline-forced isopycnic coordinate model of the north atlantic. J. Phys. Oceanogr. 22, 12 (Dec. 1992), 1486--1505. DOI:http://dx.doi.org/10.1175/1520-0485(1992)022\&percnt;3C1486:sdttia\&percnt;3E2.0.co;2
Robert D. Blumofe , Christopher F. Joerg , Bradley C. Kuszmaul , Charles E. Leiserson , Keith H. Randall , Yuli Zhou, Cilk: an efficient multithreaded runtime system, ACM SIGPLAN Notices, v.30 n.8, p.207-216, Aug. 1995[doi>10.1145/209937.209958]
Uday Bondhugula , Albert Hartono , J. Ramanujam , P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375595]
Bing-Yang Cao , Ruo-Yu Dong, Nonequilibrium molecular dynamics simulation of shear viscosity by a uniform momentum source-and-sink scheme, Journal of Computational Physics, v.231 n.16, p.5306-5316, June, 2012[doi>10.1016/j.jcp.2012.04.017]
T. M. Chipeperekwa. 2013. Caracal: Unrolling Memory Bound Stencils. Technical Report. Department of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093 USA.
Matthias Christen , Olaf Schenk , Helmar Burkhart, PATUS: A Code Generation and Autotuning Framework for Parallel Iterative Stencil Computations on Modern Microarchitectures, Proceedings of the 2011 IEEE International Parallel & Distributed Processing Symposium, p.676-687, May 16-20, 2011[doi>10.1109/IPDPS.2011.70]
Jason Cong , Peng Li , Bingjun Xiao , Peng Zhang, An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593090]
Kaushik Datta , Katherine A. Yelick, Auto-tuning stencil codes for cache-based multicore platforms, University of California at Berkeley, Berkeley, CA, 2009
H. Ding , C. Shu, A stencil adaptive algorithm for finite difference solution of incompressible viscous flows, Journal of Computational Physics, v.214 n.1, p.397-420, 1 May 2006[doi>10.1016/j.jcp.2005.09.021]
Matteo Frigo , Volker Strumpen, Cache oblivious stencil computations, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088197]
Matteo Frigo , Volker Strumpen, The memory behavior of cache oblivious stencil computations, The Journal of Supercomputing, v.39 n.2, p.93-112, February  2007[doi>10.1007/s11227-007-0111-y]
Robert M. Haralick , Linda G. Shapiro, Computer and Robot Vision, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1992
Justin Holewinski , Louis-Noël Pouchet , P. Sadayappan, High-performance code generation for stencil computations on GPU architectures, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy[doi>10.1145/2304576.2304619]
Shoaib Kamil , Parry Husbands , Leonid Oliker , John Shalf , Katherine Yelick, Impact of modern memory subsystems on cache optimizations for stencil computations, Proceedings of the 2005 workshop on Memory system performance, June 12-12, 2005, Chicago, Illinois[doi>10.1145/1111583.1111589]
Proceedings of the 4th international conference on Geometric Modeling and Processing, July 2006
R. Kobayashi. 2013. The 100-FPGA Stencil Computation Accelerator. Master’s thesis. Tokyo Institute of Technology, Department of Computer Science, Graduate School of Information Science and Engineering.
Sriram Krishnamoorthy , Muthu Baskaran , Uday Bondhugula , J. Ramanujam , Atanas Rountev , P Sadayappan, Effective automatic parallelization of stencil computations, Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250761]
C. Lengauer, S. Apel, M. Bolten, A. Großlinger, F. Hanning, H. Kölster, U. Rude, J. Teich, A. Grebhahn, S. Kronawitter, S. Kuckuk, H. Rittich, and C. Schmitt. 2014. ExaStencils: Advanced stencil-code engineering. In Euro-Par 2014: Parallel Processing Workshops. Lecture Notes in Computer Science. Springer Science, 553--564. DOI:http://dx.doi.org/10.1007/978-3-319-14313-2_47
Zhiyuan Li , Yonghong Song, Automatic tiling of iterative stencil loops, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.6, p.975-1028, November 2004[doi>10.1145/1034774.1034777]
Xuejun Liang , Jack Jean , Karen Tomko, Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems, The Journal of Supercomputing, v.19 n.1, p.77-91, May 2001[doi>10.1023/A:1011196613858]
J. Marshall, A. Adcroft, C. Hill, L. Perelman, and C. Heisey. 1997. A finite-volume, incompressible navier-stokes model for studies of the ocean on parallel computers. J. Geophys. Res 102 (1997), 5733--5752. DOI:http://dx.doi.org/10.1029/96jc02775
Jiayuan Meng , Kevin Skadron, Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542313]
Alessandro Antonio Nacci , Vincenzo Rana , Francesco Bruschi , Donatella Sciuto , Ivan Beretta , David Atienza, A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488797]
A. Nakano, R. K. Kalia, and P. Vashishta. 1994. Multiresolution molecular dynamics algorithm for realistic materials modeling on parallel computers. Comput. Phys. Commun. 83, 2 (1994), 197--214.
John Von Neumann , Arthur W. Burks, Theory of Self-Reproducing Automata, University of Illinois Press, Champaign, IL, 1966
X. Niu, J. G. F. Coutinho, and W. Luk. 2013. A scalable design approach for stencil computation on reconfigurable clusters. In Field Programmable Logic and Applications (FPL’13). 1--4.
O. Pell and J. Huggett. 2012. Method and apparatus for designing and generating a stream processor. (Dec. 27 2012). http://www.google.com/patents/US20120330638 US Patent App. 13/166,565.
Shah M. Faizur Rahman , Qing Yi , Apan Qasem, Understanding stencil code performance on multicore architectures, Proceedings of the 8th ACM International Conference on Computing Frontiers, May 03-05, 2011, Ischia, Italy[doi>10.1145/2016604.2016641]
L. Renganarayana, M. Harthikote-Matha, R. Dewri, and S. Rajopadhye. 2007. Towards optimal multi-level tiling for stencil computations. In Proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium. Institute of Electrical & Electronics Engineers (IEEE). DOI:http://dx.doi.org/10.1109/ipdps.2007.370291
F. Ritcher, M. Schmidt, and D. Fey. 2012. A configurable VHDL template for parallelization of 3D stencil codes on FPGAs. In Proceedings of the European Regional Science Association Conference 2012 (ERSA’12).
J. O. A. Robertsson. 2012. Numerical Modeling of Seismic Wave Propagation: Gridded Two-Way Wave-Equation Methods. Society of Exploration Geophysicists, the International Society of Applied Geophysics.
D. K. Salkuyeh. 2007. Generalized Jacobi and Gauss-Seidel methods for solving linear system of equations. Numer. Math., a Journal of Chinese Universities 16, 2 (2007), 164--170.
Kentaro Sano , Yoshiaki Hatsuda , Satoru Yamamoto, Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth, Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, p.234-241, May 01-03, 2011[doi>10.1109/FCCM.2011.12]
Kentaro Sano , Yoshiaki Hatsuda , Satoru Yamamoto, Multi-FPGA Accelerator for Scalable Stencil Computation with Constant Memory Bandwidth, IEEE Transactions on Parallel and Distributed Systems, v.25 n.3, p.695-705, March 2014[doi>10.1109/TPDS.2013.51]
Kentaro Sano , Satoru Yamamoto , Yoshiaki Hatsuda, Domain-specific programmable design of scalable streaming-array for power-efficient stencil computation, ACM SIGARCH Computer Architecture News, v.39 n.4, September 2011[doi>10.1145/2082156.2082168]
N. Satofuka. 2001. Computational Fluid Dynamics 2000: Proceedings of the 1st International Conference on Computational Fluid Dynamics, (ICCFD’01), Kioto, Japan, July 10-14, 2000, Edited by Nobuyuki Satofuka. Springer, Berlin. https://books.google.it/books?id&equals;Iohv7GR3cIEC.
A. Schäfer and D. Fey. 2011. High performance stencil code algorithms for GPGPUs. Procedia Comput. Sci. 4 (2011), 2027--2036. DOI:http://dx.doi.org/10.1016/j.procs.2011.04.221
M. Shafiq, M. Pericàs, R. de la Cruz, M. Araya-Polo, N. Navarro, and E. Ayguadè. 2009. Exploiting memory customization in FPGA for 3D stencil computations. In Field-Programmable Technology (FTP’09). 38--45. DOI:http://dx.doi.org/10.1109/fpt.2009.5377644
George Stockman , Linda G. Shapiro, Computer Vision, Prentice Hall PTR, Upper Saddle River, NJ, 2001
Robert Strzodka , Mohammed Shaheen , Dawid Pajak , Hans-Peter Seidel, Cache Accurate Time Skewing in Iterative Stencil Computations, Proceedings of the 2011 International Conference on Parallel Processing, p.571-581, September 13-16, 2011[doi>10.1109/ICPP.2011.47]
Arvind K. Sujeeth , Kevin J. Brown , Hyoukjoong Lee , Tiark Rompf , Hassan Chafi , Martin Odersky , Kunle Olukotun, Delite: A Compiler Architecture for Performance-Oriented Embedded Domain-Specific Languages, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.4s, p.1-25, July 2014[doi>10.1145/2584665]
Yuan Tang , Rezaul Alam Chowdhury , Bradley C. Kuszmaul , Chi-Keung Luk , Charles E. Leiserson, The pochoir stencil compiler, Proceedings of the twenty-third annual ACM symposium on Parallelism in algorithms and architectures, June 04-06, 2011, San Jose, California, USA[doi>10.1145/1989493.1989508]
J. Treibig, G. Wellein, and G. Hager. 2011. Efficient multicore-aware parallelization strategies for iterative stencil computations. J. Comput. Sci. 2, 2 (may 2011), 130--137. DOI:http://dx.doi.org/10.1016/j.jocs.2011.01.010
Sven Verdoolaege, isl: an integer set library for the polyhedral model, Proceedings of the Third international congress conference on Mathematical software, September 13-17, 2010, Kobe, Japan
Christian Weiß , Wolfgang Karl , Markus Kowarschik , Ulrich Rüde, Memory characteristics of iterative methods, Proceedings of the 1999 ACM/IEEE conference on Supercomputing, p.31-es, November 14-19, 1999, Portland, Oregon, USA[doi>10.1145/331532.331563]
Gerhard Wellein , Georg Hager , Thomas Zeiser , Markus Wittmann , Holger Fehske, Efficient Temporal Blocking for Stencil Computations by Multicore-Aware Wavefront Parallelization, Proceedings of the 2009 33rd Annual IEEE International Computer Software and Applications Conference, p.579-586, July 20-24, 2009[doi>10.1109/COMPSAC.2009.82]
R. Wester and J. Kuper. 2014. Deriving stencil hardware accelerators from a single higher-order function. In Communicating Process Architectures 2014 (CPA’14).
M. E. Wolf , M. S. Lam, A Loop Transformation Theory and an Algorithm to Maximize Parallelism, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.452-471, October 1991[doi>10.1109/71.97902]
Using Time Skewing to Eliminate Idle Time due to Memory Bandwidth and Network Limitations, Proceedings of the 14th International Symposium on Parallel and Distributed Processing, p.171, May 01-05, 2000
Yongpeng Zhang , Frank Mueller, Auto-generation and auto-tuning of 3D stencil codes on GPU clusters, Proceedings of the Tenth International Symposium on Code Generation and Optimization, March 31-April 04, 2012, San Jose, California[doi>10.1145/2259016.2259037]
Wei Zuo , Yun Liang , Peng Li , Kyle Rupnow , Deming Chen , Jason Cong, Improving high level synthesis optimization opportunity through polyhedral transformations, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 11-13, 2013, Monterey, California, USA[doi>10.1145/2435264.2435271]
