-- generated by newgenasym Wed Jun 30 13:11:36 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \jcps-8-10\ is
    port (    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	PORT1:     INOUT  STD_LOGIC;    
	PORT2:     INOUT  STD_LOGIC;    
	PORT3:     INOUT  STD_LOGIC;    
	PORT4:     INOUT  STD_LOGIC;    
	PORT5:     INOUT  STD_LOGIC;    
	PORT6:     INOUT  STD_LOGIC;    
	PORT7:     INOUT  STD_LOGIC;    
	PORT8:     INOUT  STD_LOGIC;    
	SUM:       INOUT  STD_LOGIC);
end \jcps-8-10\;
