 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Sun Mar  5 18:00:59 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              61.00
  Critical Path Length:          3.81
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65838
  Leaf Cell Count:              42663
  Buf/Inv Cell Count:            8550
  Buf Cell Count:                2539
  Inv Cell Count:                6011
  CT Buf/Inv Cell Count:          260
  Combinational Cell Count:     35109
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   358996.378406
  Noncombinational Area:
                        181096.243212
  Buf/Inv Area:          54908.007439
  Total Buffer Area:         21522.12
  Total Inverter Area:       33385.88
  Macro/Black Box Area:      0.000000
  Net Area:              81915.654730
  Net XLength        :      931258.88
  Net YLength        :     1069678.38
  -----------------------------------
  Cell Area:            540092.621617
  Design Area:          622008.276348
  Net Length        :      2000937.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         47800
  Nets With Violations:             9
  Max Trans Violations:             0
  Max Cap Violations:               9
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   23.83
  Logic Optimization:                 45.91
  Mapping Optimization:              120.82
  -----------------------------------------
  Overall Compile Time:              220.87
  Overall Compile Wall Clock Time:   223.19

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
