-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sat Jan 23 06:03:58 2021
-- Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top base_threshold_accel_0_0 -prefix
--               base_threshold_accel_0_0_ design_1_threshold_accel_0_0_sim_netlist.vhdl
-- Design      : design_1_threshold_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Axi2AxiStream is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg : out STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : out STD_LOGIC;
    \i_V_reg_98_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]_2\ : out STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_3\ : out STD_LOGIC;
    \gmem1_addr_reg_160_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \gmem1_addr_read_reg_180_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]_4\ : in STD_LOGIC;
    icmp_ln1024_fu_145_p2_carry_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_reg_Axi2AxiStream_U0_ap_ready : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    din_c_empty_n : in STD_LOGIC;
    axibound_V_empty_n : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \gmem1_addr_read_reg_180_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Axi2AxiStream;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Axi2AxiStream is
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_reg_axi2axistream_u0_ap_ready_reg\ : STD_LOGIC;
  signal \gmem1_addr_read_reg_180[31]_i_2_n_0\ : STD_LOGIC;
  signal gmem1_addr_reg_1600 : STD_LOGIC;
  signal i_V_3_fu_139_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_98 : STD_LOGIC;
  signal i_V_reg_980 : STD_LOGIC;
  signal \i_V_reg_98[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_98[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_98[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_98[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_98[8]_i_4_n_0\ : STD_LOGIC;
  signal i_V_reg_98_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^i_v_reg_98_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln1024_fu_145_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1024_fu_145_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1024_fu_145_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1024_fu_145_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1024_reg_176[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1024_reg_176_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1024_reg_176_reg_n_0_[0]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal NLW_icmp_ln1024_fu_145_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_p2[72]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_V_reg_98[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_V_reg_98[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_V_reg_98[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_V_reg_98[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_V_reg_98[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_V_reg_98[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_V_reg_98[8]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_V_reg_98[8]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \icmp_ln1024_reg_176[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_ready_i_6 : label is "soft_lutpair0";
begin
  \ap_CS_fsm_reg[9]_1\(0) <= \^ap_cs_fsm_reg[9]_1\(0);
  ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg <= \^ap_sync_reg_axi2axistream_u0_ap_ready_reg\;
  \i_V_reg_98_reg[2]_0\(2 downto 0) <= \^i_v_reg_98_reg[2]_0\(2 downto 0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000000000"
    )
        port map (
      I0 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gmem1_ARREADY,
      I1 => ap_CS_fsm_state2,
      I2 => Q(1),
      I3 => Q(0),
      O => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040004040"
    )
        port map (
      I0 => icmp_ln1024_reg_176_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ldata_full_n,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAFAFAFAFAFAFA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]_1\(0),
      I1 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_Axi2Mat_fu_82_ap_start_reg,
      I4 => din_c_empty_n,
      I5 => axibound_V_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_4\,
      I1 => \^ap_sync_reg_axi2axistream_u0_ap_ready_reg\,
      I2 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[6]\,
      I1 => \ap_CS_fsm_reg_n_0_[2]\,
      I2 => \^ap_cs_fsm_reg[9]_1\(0),
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      I4 => \ap_CS_fsm[1]_i_3__0_n_0\,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => gmem1_ARREADY,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => gmem1_ARREADY,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_4_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ap_sync_reg_axi2axistream_u0_ap_ready_reg\,
      I1 => \ap_CS_fsm_reg[9]_4\,
      I2 => \ap_CS_fsm[9]_i_4_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => din_c_empty_n,
      I4 => axibound_V_empty_n,
      O => \^ap_sync_reg_axi2axistream_u0_ap_ready_reg\
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005540"
    )
        port map (
      I0 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state9,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[9]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => \^ap_cs_fsm_reg[9]_1\(0),
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I2 => ap_condition_pp0_exit_iter0_state9,
      I3 => ap_CS_fsm_state8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state9,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]_1\(0),
      I1 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => grp_Axi2Mat_fu_82_ap_ready,
      I4 => grp_Axi2Mat_fu_82_ap_start_reg,
      O => \ap_CS_fsm_reg[9]_3\
    );
\data_p2[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_CS_fsm_state2,
      I3 => gmem1_ARREADY,
      O => E(0)
    );
\gmem1_addr_read_reg_180[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      O => p_9_in
    );
\gmem1_addr_read_reg_180[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \SRL_SIG_reg[1][0]\(0),
      I3 => ldata_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => icmp_ln1024_reg_176_pp0_iter1_reg,
      O => \gmem1_addr_read_reg_180[31]_i_2_n_0\
    );
\gmem1_addr_read_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(0),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(0),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(10),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(10),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(11),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(11),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(12),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(12),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(13),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(13),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(14),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(14),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(15),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(15),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(16),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(16),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(17),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(17),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(18),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(18),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(19),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(19),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(1),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(1),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(20),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(20),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(21),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(21),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(22),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(22),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(23),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(23),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(24),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(24),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(25),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(25),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(26),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(26),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(27),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(27),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(28),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(28),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(29),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(29),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(2),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(2),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(30),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(30),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(31),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(31),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(3),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(3),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(4),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(4),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(5),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(5),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(6),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(6),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(7),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(7),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(8),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(8),
      R => '0'
    );
\gmem1_addr_read_reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_read_reg_180_reg[31]_1\(9),
      Q => \gmem1_addr_read_reg_180_reg[31]_0\(9),
      R => '0'
    );
\gmem1_addr_reg_160[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg[9]_4\,
      O => gmem1_addr_reg_1600
    );
\gmem1_addr_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(0),
      Q => \gmem1_addr_reg_160_reg[61]_0\(0),
      R => '0'
    );
\gmem1_addr_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(10),
      Q => \gmem1_addr_reg_160_reg[61]_0\(10),
      R => '0'
    );
\gmem1_addr_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(11),
      Q => \gmem1_addr_reg_160_reg[61]_0\(11),
      R => '0'
    );
\gmem1_addr_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(12),
      Q => \gmem1_addr_reg_160_reg[61]_0\(12),
      R => '0'
    );
\gmem1_addr_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(13),
      Q => \gmem1_addr_reg_160_reg[61]_0\(13),
      R => '0'
    );
\gmem1_addr_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(14),
      Q => \gmem1_addr_reg_160_reg[61]_0\(14),
      R => '0'
    );
\gmem1_addr_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(15),
      Q => \gmem1_addr_reg_160_reg[61]_0\(15),
      R => '0'
    );
\gmem1_addr_reg_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(16),
      Q => \gmem1_addr_reg_160_reg[61]_0\(16),
      R => '0'
    );
\gmem1_addr_reg_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(17),
      Q => \gmem1_addr_reg_160_reg[61]_0\(17),
      R => '0'
    );
\gmem1_addr_reg_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(18),
      Q => \gmem1_addr_reg_160_reg[61]_0\(18),
      R => '0'
    );
\gmem1_addr_reg_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(19),
      Q => \gmem1_addr_reg_160_reg[61]_0\(19),
      R => '0'
    );
\gmem1_addr_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(1),
      Q => \gmem1_addr_reg_160_reg[61]_0\(1),
      R => '0'
    );
\gmem1_addr_reg_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(20),
      Q => \gmem1_addr_reg_160_reg[61]_0\(20),
      R => '0'
    );
\gmem1_addr_reg_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(21),
      Q => \gmem1_addr_reg_160_reg[61]_0\(21),
      R => '0'
    );
\gmem1_addr_reg_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(22),
      Q => \gmem1_addr_reg_160_reg[61]_0\(22),
      R => '0'
    );
\gmem1_addr_reg_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(23),
      Q => \gmem1_addr_reg_160_reg[61]_0\(23),
      R => '0'
    );
\gmem1_addr_reg_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(24),
      Q => \gmem1_addr_reg_160_reg[61]_0\(24),
      R => '0'
    );
\gmem1_addr_reg_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(25),
      Q => \gmem1_addr_reg_160_reg[61]_0\(25),
      R => '0'
    );
\gmem1_addr_reg_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(26),
      Q => \gmem1_addr_reg_160_reg[61]_0\(26),
      R => '0'
    );
\gmem1_addr_reg_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(27),
      Q => \gmem1_addr_reg_160_reg[61]_0\(27),
      R => '0'
    );
\gmem1_addr_reg_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(28),
      Q => \gmem1_addr_reg_160_reg[61]_0\(28),
      R => '0'
    );
\gmem1_addr_reg_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(29),
      Q => \gmem1_addr_reg_160_reg[61]_0\(29),
      R => '0'
    );
\gmem1_addr_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(2),
      Q => \gmem1_addr_reg_160_reg[61]_0\(2),
      R => '0'
    );
\gmem1_addr_reg_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(30),
      Q => \gmem1_addr_reg_160_reg[61]_0\(30),
      R => '0'
    );
\gmem1_addr_reg_160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(31),
      Q => \gmem1_addr_reg_160_reg[61]_0\(31),
      R => '0'
    );
\gmem1_addr_reg_160_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(32),
      Q => \gmem1_addr_reg_160_reg[61]_0\(32),
      R => '0'
    );
\gmem1_addr_reg_160_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(33),
      Q => \gmem1_addr_reg_160_reg[61]_0\(33),
      R => '0'
    );
\gmem1_addr_reg_160_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(34),
      Q => \gmem1_addr_reg_160_reg[61]_0\(34),
      R => '0'
    );
\gmem1_addr_reg_160_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(35),
      Q => \gmem1_addr_reg_160_reg[61]_0\(35),
      R => '0'
    );
\gmem1_addr_reg_160_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(36),
      Q => \gmem1_addr_reg_160_reg[61]_0\(36),
      R => '0'
    );
\gmem1_addr_reg_160_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(37),
      Q => \gmem1_addr_reg_160_reg[61]_0\(37),
      R => '0'
    );
\gmem1_addr_reg_160_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(38),
      Q => \gmem1_addr_reg_160_reg[61]_0\(38),
      R => '0'
    );
\gmem1_addr_reg_160_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(39),
      Q => \gmem1_addr_reg_160_reg[61]_0\(39),
      R => '0'
    );
\gmem1_addr_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(3),
      Q => \gmem1_addr_reg_160_reg[61]_0\(3),
      R => '0'
    );
\gmem1_addr_reg_160_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(40),
      Q => \gmem1_addr_reg_160_reg[61]_0\(40),
      R => '0'
    );
\gmem1_addr_reg_160_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(41),
      Q => \gmem1_addr_reg_160_reg[61]_0\(41),
      R => '0'
    );
\gmem1_addr_reg_160_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(42),
      Q => \gmem1_addr_reg_160_reg[61]_0\(42),
      R => '0'
    );
\gmem1_addr_reg_160_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(43),
      Q => \gmem1_addr_reg_160_reg[61]_0\(43),
      R => '0'
    );
\gmem1_addr_reg_160_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(44),
      Q => \gmem1_addr_reg_160_reg[61]_0\(44),
      R => '0'
    );
\gmem1_addr_reg_160_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(45),
      Q => \gmem1_addr_reg_160_reg[61]_0\(45),
      R => '0'
    );
\gmem1_addr_reg_160_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(46),
      Q => \gmem1_addr_reg_160_reg[61]_0\(46),
      R => '0'
    );
\gmem1_addr_reg_160_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(47),
      Q => \gmem1_addr_reg_160_reg[61]_0\(47),
      R => '0'
    );
\gmem1_addr_reg_160_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(48),
      Q => \gmem1_addr_reg_160_reg[61]_0\(48),
      R => '0'
    );
\gmem1_addr_reg_160_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(49),
      Q => \gmem1_addr_reg_160_reg[61]_0\(49),
      R => '0'
    );
\gmem1_addr_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(4),
      Q => \gmem1_addr_reg_160_reg[61]_0\(4),
      R => '0'
    );
\gmem1_addr_reg_160_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(50),
      Q => \gmem1_addr_reg_160_reg[61]_0\(50),
      R => '0'
    );
\gmem1_addr_reg_160_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(51),
      Q => \gmem1_addr_reg_160_reg[61]_0\(51),
      R => '0'
    );
\gmem1_addr_reg_160_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(52),
      Q => \gmem1_addr_reg_160_reg[61]_0\(52),
      R => '0'
    );
\gmem1_addr_reg_160_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(53),
      Q => \gmem1_addr_reg_160_reg[61]_0\(53),
      R => '0'
    );
\gmem1_addr_reg_160_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(54),
      Q => \gmem1_addr_reg_160_reg[61]_0\(54),
      R => '0'
    );
\gmem1_addr_reg_160_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(55),
      Q => \gmem1_addr_reg_160_reg[61]_0\(55),
      R => '0'
    );
\gmem1_addr_reg_160_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(56),
      Q => \gmem1_addr_reg_160_reg[61]_0\(56),
      R => '0'
    );
\gmem1_addr_reg_160_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(57),
      Q => \gmem1_addr_reg_160_reg[61]_0\(57),
      R => '0'
    );
\gmem1_addr_reg_160_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(58),
      Q => \gmem1_addr_reg_160_reg[61]_0\(58),
      R => '0'
    );
\gmem1_addr_reg_160_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(59),
      Q => \gmem1_addr_reg_160_reg[61]_0\(59),
      R => '0'
    );
\gmem1_addr_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(5),
      Q => \gmem1_addr_reg_160_reg[61]_0\(5),
      R => '0'
    );
\gmem1_addr_reg_160_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(60),
      Q => \gmem1_addr_reg_160_reg[61]_0\(60),
      R => '0'
    );
\gmem1_addr_reg_160_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(61),
      Q => \gmem1_addr_reg_160_reg[61]_0\(61),
      R => '0'
    );
\gmem1_addr_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(6),
      Q => \gmem1_addr_reg_160_reg[61]_0\(6),
      R => '0'
    );
\gmem1_addr_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(7),
      Q => \gmem1_addr_reg_160_reg[61]_0\(7),
      R => '0'
    );
\gmem1_addr_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(8),
      Q => \gmem1_addr_reg_160_reg[61]_0\(8),
      R => '0'
    );
\gmem1_addr_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_reg_1600,
      D => \out\(9),
      Q => \gmem1_addr_reg_160_reg[61]_0\(9),
      R => '0'
    );
\i_V_reg_98[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_v_reg_98_reg[2]_0\(0),
      O => i_V_3_fu_139_p2(0)
    );
\i_V_reg_98[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_v_reg_98_reg[2]_0\(0),
      I1 => \^i_v_reg_98_reg[2]_0\(1),
      O => i_V_3_fu_139_p2(1)
    );
\i_V_reg_98[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_v_reg_98_reg[2]_0\(2),
      I1 => \^i_v_reg_98_reg[2]_0\(1),
      I2 => \^i_v_reg_98_reg[2]_0\(0),
      O => \i_V_reg_98[2]_i_1_n_0\
    );
\i_V_reg_98[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_V_reg_98_reg(3),
      I1 => \^i_v_reg_98_reg[2]_0\(2),
      I2 => \^i_v_reg_98_reg[2]_0\(0),
      I3 => \^i_v_reg_98_reg[2]_0\(1),
      O => \i_V_reg_98[3]_i_1_n_0\
    );
\i_V_reg_98[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_V_reg_98_reg(4),
      I1 => \^i_v_reg_98_reg[2]_0\(2),
      I2 => \^i_v_reg_98_reg[2]_0\(0),
      I3 => \^i_v_reg_98_reg[2]_0\(1),
      I4 => i_V_reg_98_reg(3),
      O => i_V_3_fu_139_p2(4)
    );
\i_V_reg_98[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_V_reg_98_reg(5),
      I1 => i_V_reg_98_reg(4),
      I2 => \^i_v_reg_98_reg[2]_0\(2),
      I3 => \^i_v_reg_98_reg[2]_0\(0),
      I4 => \^i_v_reg_98_reg[2]_0\(1),
      I5 => i_V_reg_98_reg(3),
      O => \i_V_reg_98[5]_i_1_n_0\
    );
\i_V_reg_98[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => i_V_reg_98_reg(6),
      I1 => i_V_reg_98_reg(5),
      I2 => \i_V_reg_98[8]_i_4_n_0\,
      O => \i_V_reg_98[6]_i_1_n_0\
    );
\i_V_reg_98[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_V_reg_98_reg(5),
      I1 => \i_V_reg_98[8]_i_4_n_0\,
      I2 => i_V_reg_98_reg(6),
      I3 => i_V_reg_98_reg(7),
      O => i_V_3_fu_139_p2(7)
    );
\i_V_reg_98[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state9,
      I4 => ap_CS_fsm_state8,
      O => i_V_reg_98
    );
\i_V_reg_98[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state9,
      O => i_V_reg_980
    );
\i_V_reg_98[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => i_V_reg_98_reg(8),
      I1 => i_V_reg_98_reg(5),
      I2 => \i_V_reg_98[8]_i_4_n_0\,
      I3 => i_V_reg_98_reg(6),
      I4 => i_V_reg_98_reg(7),
      O => i_V_3_fu_139_p2(8)
    );
\i_V_reg_98[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => i_V_reg_98_reg(3),
      I1 => \^i_v_reg_98_reg[2]_0\(1),
      I2 => \^i_v_reg_98_reg[2]_0\(0),
      I3 => \^i_v_reg_98_reg[2]_0\(2),
      I4 => i_V_reg_98_reg(4),
      O => \i_V_reg_98[8]_i_4_n_0\
    );
\i_V_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => i_V_3_fu_139_p2(0),
      Q => \^i_v_reg_98_reg[2]_0\(0),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => i_V_3_fu_139_p2(1),
      Q => \^i_v_reg_98_reg[2]_0\(1),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => \i_V_reg_98[2]_i_1_n_0\,
      Q => \^i_v_reg_98_reg[2]_0\(2),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => \i_V_reg_98[3]_i_1_n_0\,
      Q => i_V_reg_98_reg(3),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => i_V_3_fu_139_p2(4),
      Q => i_V_reg_98_reg(4),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => \i_V_reg_98[5]_i_1_n_0\,
      Q => i_V_reg_98_reg(5),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => \i_V_reg_98[6]_i_1_n_0\,
      Q => i_V_reg_98_reg(6),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => i_V_3_fu_139_p2(7),
      Q => i_V_reg_98_reg(7),
      R => i_V_reg_98
    );
\i_V_reg_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_980,
      D => i_V_3_fu_139_p2(8),
      Q => i_V_reg_98_reg(8),
      R => i_V_reg_98
    );
icmp_ln1024_fu_145_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln1024_fu_145_p2_carry_CO_UNCONNECTED(3),
      CO(2) => ap_condition_pp0_exit_iter0_state9,
      CO(1) => icmp_ln1024_fu_145_p2_carry_n_2,
      CO(0) => icmp_ln1024_fu_145_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln1024_fu_145_p2_carry_i_1_n_0,
      S(1) => icmp_ln1024_fu_145_p2_carry_i_2_n_0,
      S(0) => S(0)
    );
icmp_ln1024_fu_145_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_V_reg_98_reg(8),
      I1 => icmp_ln1024_fu_145_p2_carry_0(5),
      I2 => i_V_reg_98_reg(6),
      I3 => icmp_ln1024_fu_145_p2_carry_0(3),
      I4 => icmp_ln1024_fu_145_p2_carry_0(4),
      I5 => i_V_reg_98_reg(7),
      O => icmp_ln1024_fu_145_p2_carry_i_1_n_0
    );
icmp_ln1024_fu_145_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_V_reg_98_reg(5),
      I1 => icmp_ln1024_fu_145_p2_carry_0(2),
      I2 => i_V_reg_98_reg(3),
      I3 => icmp_ln1024_fu_145_p2_carry_0(0),
      I4 => icmp_ln1024_fu_145_p2_carry_0(1),
      I5 => i_V_reg_98_reg(4),
      O => icmp_ln1024_fu_145_p2_carry_i_2_n_0
    );
\icmp_ln1024_reg_176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state9,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I3 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      O => \icmp_ln1024_reg_176[0]_i_1_n_0\
    );
\icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \gmem1_addr_read_reg_180[31]_i_2_n_0\,
      I3 => icmp_ln1024_reg_176_pp0_iter1_reg,
      O => \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln1024_reg_176_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln1024_reg_176_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1024_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1024_reg_176[0]_i_1_n_0\,
      Q => \icmp_ln1024_reg_176_reg_n_0_[0]\,
      R => '0'
    );
int_ap_ready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]_1\(0),
      I1 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      O => \ap_CS_fsm_reg[9]_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]_1\(0),
      I1 => axibound_V_empty_n,
      O => \ap_CS_fsm_reg[9]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[8]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[0]_0\,
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[1]_0\,
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[2]_0\,
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[3]_0\,
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[4]_0\,
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[5]_0\,
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[6]_0\,
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[7]_0\,
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[8]_1\,
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3 is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3 is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7 is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    start_for_addrbound4_U0_full_n : in STD_LOGIC;
    Axi2Mat_entry7_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7 is
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\SRL_SIG_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_addrbound4_U0_full_n,
      I2 => Axi2Mat_entry7_U0_ap_start,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \^shiftreg_ce\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => E(0)
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_1,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_AxiStream2Axi is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_vld_reg_0 : out STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]_2\ : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \i_V_reg_105_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_done : out STD_LOGIC;
    \gmem2_addr_reg_167_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \tmp_reg_182_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem2_AWREADY : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done : in STD_LOGIC;
    icmp_ln878_fu_116_p2 : in STD_LOGIC;
    icmp_ln1402_fu_152_p2_carry_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ldata_empty_n : in STD_LOGIC;
    AxiStream2Axi_U0_ap_start : in STD_LOGIC;
    dout_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \tmp_reg_182_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_AxiStream2Axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_AxiStream2Axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\ : STD_LOGIC;
  signal gmem2_addr_reg_1670 : STD_LOGIC;
  signal i_V_2_fu_146_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_105 : STD_LOGIC;
  signal i_V_reg_1050 : STD_LOGIC;
  signal \i_V_reg_105[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_105[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_105[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_105[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_105[8]_i_4_n_0\ : STD_LOGIC;
  signal i_V_reg_105_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^i_v_reg_105_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln1402_fu_152_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1402_fu_152_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1402_fu_152_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1402_fu_152_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1402_reg_178[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1402_reg_178_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1402_reg_178_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln878_reg_163[0]_i_1_n_0\ : STD_LOGIC;
  signal \^icmp_ln878_reg_163_reg[0]_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal mem_reg_i_12_n_0 : STD_LOGIC;
  signal \^p_11_in\ : STD_LOGIC;
  signal NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair396";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_2 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \data_p2[72]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \i_V_reg_105[0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \i_V_reg_105[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \i_V_reg_105[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i_V_reg_105[3]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i_V_reg_105[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \i_V_reg_105[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_V_reg_105[8]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_V_reg_105[8]_i_4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \icmp_ln1402_reg_178[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair393";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  ap_done_reg <= \^ap_done_reg\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg <= \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\;
  \i_V_reg_105_reg[2]_0\(2 downto 0) <= \^i_v_reg_105_reg[2]_0\(2 downto 0);
  \icmp_ln878_reg_163_reg[0]_0\ <= \^icmp_ln878_reg_163_reg[0]_0\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  p_11_in <= \^p_11_in\;
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => gmem2_AWREADY,
      I2 => empty_n_reg(1),
      I3 => empty_n_reg(0),
      O => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFFFFFF0000"
    )
        port map (
      I0 => out_mat_cols_c_empty_n,
      I1 => out_mat_rows_c_empty_n,
      I2 => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      I3 => img_out_c_empty_n,
      I4 => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\,
      I5 => empty_n_reg(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^icmp_ln878_reg_163_reg[0]_0\,
      I1 => gmem2_BVALID,
      I2 => \^q\(1),
      I3 => \^internal_empty_n_reg\,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B111111111111111"
    )
        port map (
      I0 => empty_n_reg(0),
      I1 => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\,
      I2 => img_out_c_empty_n,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      I4 => out_mat_rows_c_empty_n,
      I5 => out_mat_cols_c_empty_n,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => icmp_ln878_fu_116_p2,
      I1 => \^internal_empty_n_reg\,
      I2 => gmem2_AWREADY,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => gmem2_AWREADY,
      I2 => \ap_CS_fsm[2]_i_2__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABF"
    )
        port map (
      I0 => mem_reg_i_12_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => \ap_CS_fsm[2]_i_2__0_n_0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => mem_reg_i_12_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888888F8"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => icmp_ln878_fu_116_p2,
      I2 => \^q\(1),
      I3 => gmem2_BVALID,
      I4 => \^icmp_ln878_reg_163_reg[0]_0\,
      I5 => \ap_CS_fsm_reg_n_0_[6]\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dout_c_empty_n,
      I1 => AxiStream2Axi_U0_ap_start,
      I2 => \^q\(0),
      I3 => \^ap_done_reg\,
      O => \^internal_empty_n_reg\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => gmem2_BVALID,
      I2 => \^icmp_ln878_reg_163_reg[0]_0\,
      I3 => \^ap_done_reg\,
      I4 => ap_rst_n,
      I5 => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\,
      O => \ap_done_reg_i_1__1_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__1_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => \ap_enable_reg_pp0_iter0_i_2__0_n_0\,
      I2 => ap_CS_fsm_state2,
      I3 => gmem2_AWREADY,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_reg_i_12_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_2__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => mem_reg_i_12_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => ap_CS_fsm_state2,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => mem_reg_i_12_n_0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^icmp_ln878_reg_163_reg[0]_0\,
      I2 => gmem2_BVALID,
      I3 => \^q\(1),
      O => grp_Mat2Axi_fu_60_ap_done
    );
\data_p2[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => empty_n_reg(0),
      I1 => empty_n_reg(1),
      I2 => ap_CS_fsm_state2,
      I3 => gmem2_AWREADY,
      O => E(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABFF0000"
    )
        port map (
      I0 => \^icmp_ln878_reg_163_reg[0]_0\,
      I1 => empty_n_reg(1),
      I2 => empty_n_reg(0),
      I3 => \^q\(1),
      I4 => gmem2_BVALID,
      I5 => empty_n_reg_0,
      O => \icmp_ln878_reg_163_reg[0]_2\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2A2A222"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => gmem2_BVALID,
      I2 => \^q\(1),
      I3 => empty_n_reg(0),
      I4 => empty_n_reg(1),
      I5 => \^icmp_ln878_reg_163_reg[0]_0\,
      O => data_vld_reg_0
    );
full_n_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => gmem2_BVALID,
      I2 => \^q\(1),
      I3 => empty_n_reg(0),
      I4 => empty_n_reg(1),
      I5 => \^icmp_ln878_reg_163_reg[0]_0\,
      O => data_vld_reg
    );
\gmem2_addr_reg_167[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => icmp_ln878_fu_116_p2,
      O => gmem2_addr_reg_1670
    );
\gmem2_addr_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(0),
      Q => \gmem2_addr_reg_167_reg[61]_0\(0),
      R => '0'
    );
\gmem2_addr_reg_167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(10),
      Q => \gmem2_addr_reg_167_reg[61]_0\(10),
      R => '0'
    );
\gmem2_addr_reg_167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(11),
      Q => \gmem2_addr_reg_167_reg[61]_0\(11),
      R => '0'
    );
\gmem2_addr_reg_167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(12),
      Q => \gmem2_addr_reg_167_reg[61]_0\(12),
      R => '0'
    );
\gmem2_addr_reg_167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(13),
      Q => \gmem2_addr_reg_167_reg[61]_0\(13),
      R => '0'
    );
\gmem2_addr_reg_167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(14),
      Q => \gmem2_addr_reg_167_reg[61]_0\(14),
      R => '0'
    );
\gmem2_addr_reg_167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(15),
      Q => \gmem2_addr_reg_167_reg[61]_0\(15),
      R => '0'
    );
\gmem2_addr_reg_167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(16),
      Q => \gmem2_addr_reg_167_reg[61]_0\(16),
      R => '0'
    );
\gmem2_addr_reg_167_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(17),
      Q => \gmem2_addr_reg_167_reg[61]_0\(17),
      R => '0'
    );
\gmem2_addr_reg_167_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(18),
      Q => \gmem2_addr_reg_167_reg[61]_0\(18),
      R => '0'
    );
\gmem2_addr_reg_167_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(19),
      Q => \gmem2_addr_reg_167_reg[61]_0\(19),
      R => '0'
    );
\gmem2_addr_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(1),
      Q => \gmem2_addr_reg_167_reg[61]_0\(1),
      R => '0'
    );
\gmem2_addr_reg_167_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(20),
      Q => \gmem2_addr_reg_167_reg[61]_0\(20),
      R => '0'
    );
\gmem2_addr_reg_167_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(21),
      Q => \gmem2_addr_reg_167_reg[61]_0\(21),
      R => '0'
    );
\gmem2_addr_reg_167_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(22),
      Q => \gmem2_addr_reg_167_reg[61]_0\(22),
      R => '0'
    );
\gmem2_addr_reg_167_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(23),
      Q => \gmem2_addr_reg_167_reg[61]_0\(23),
      R => '0'
    );
\gmem2_addr_reg_167_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(24),
      Q => \gmem2_addr_reg_167_reg[61]_0\(24),
      R => '0'
    );
\gmem2_addr_reg_167_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(25),
      Q => \gmem2_addr_reg_167_reg[61]_0\(25),
      R => '0'
    );
\gmem2_addr_reg_167_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(26),
      Q => \gmem2_addr_reg_167_reg[61]_0\(26),
      R => '0'
    );
\gmem2_addr_reg_167_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(27),
      Q => \gmem2_addr_reg_167_reg[61]_0\(27),
      R => '0'
    );
\gmem2_addr_reg_167_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(28),
      Q => \gmem2_addr_reg_167_reg[61]_0\(28),
      R => '0'
    );
\gmem2_addr_reg_167_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(29),
      Q => \gmem2_addr_reg_167_reg[61]_0\(29),
      R => '0'
    );
\gmem2_addr_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(2),
      Q => \gmem2_addr_reg_167_reg[61]_0\(2),
      R => '0'
    );
\gmem2_addr_reg_167_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(30),
      Q => \gmem2_addr_reg_167_reg[61]_0\(30),
      R => '0'
    );
\gmem2_addr_reg_167_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(31),
      Q => \gmem2_addr_reg_167_reg[61]_0\(31),
      R => '0'
    );
\gmem2_addr_reg_167_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(32),
      Q => \gmem2_addr_reg_167_reg[61]_0\(32),
      R => '0'
    );
\gmem2_addr_reg_167_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(33),
      Q => \gmem2_addr_reg_167_reg[61]_0\(33),
      R => '0'
    );
\gmem2_addr_reg_167_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(34),
      Q => \gmem2_addr_reg_167_reg[61]_0\(34),
      R => '0'
    );
\gmem2_addr_reg_167_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(35),
      Q => \gmem2_addr_reg_167_reg[61]_0\(35),
      R => '0'
    );
\gmem2_addr_reg_167_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(36),
      Q => \gmem2_addr_reg_167_reg[61]_0\(36),
      R => '0'
    );
\gmem2_addr_reg_167_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(37),
      Q => \gmem2_addr_reg_167_reg[61]_0\(37),
      R => '0'
    );
\gmem2_addr_reg_167_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(38),
      Q => \gmem2_addr_reg_167_reg[61]_0\(38),
      R => '0'
    );
\gmem2_addr_reg_167_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(39),
      Q => \gmem2_addr_reg_167_reg[61]_0\(39),
      R => '0'
    );
\gmem2_addr_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(3),
      Q => \gmem2_addr_reg_167_reg[61]_0\(3),
      R => '0'
    );
\gmem2_addr_reg_167_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(40),
      Q => \gmem2_addr_reg_167_reg[61]_0\(40),
      R => '0'
    );
\gmem2_addr_reg_167_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(41),
      Q => \gmem2_addr_reg_167_reg[61]_0\(41),
      R => '0'
    );
\gmem2_addr_reg_167_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(42),
      Q => \gmem2_addr_reg_167_reg[61]_0\(42),
      R => '0'
    );
\gmem2_addr_reg_167_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(43),
      Q => \gmem2_addr_reg_167_reg[61]_0\(43),
      R => '0'
    );
\gmem2_addr_reg_167_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(44),
      Q => \gmem2_addr_reg_167_reg[61]_0\(44),
      R => '0'
    );
\gmem2_addr_reg_167_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(45),
      Q => \gmem2_addr_reg_167_reg[61]_0\(45),
      R => '0'
    );
\gmem2_addr_reg_167_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(46),
      Q => \gmem2_addr_reg_167_reg[61]_0\(46),
      R => '0'
    );
\gmem2_addr_reg_167_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(47),
      Q => \gmem2_addr_reg_167_reg[61]_0\(47),
      R => '0'
    );
\gmem2_addr_reg_167_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(48),
      Q => \gmem2_addr_reg_167_reg[61]_0\(48),
      R => '0'
    );
\gmem2_addr_reg_167_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(49),
      Q => \gmem2_addr_reg_167_reg[61]_0\(49),
      R => '0'
    );
\gmem2_addr_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(4),
      Q => \gmem2_addr_reg_167_reg[61]_0\(4),
      R => '0'
    );
\gmem2_addr_reg_167_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(50),
      Q => \gmem2_addr_reg_167_reg[61]_0\(50),
      R => '0'
    );
\gmem2_addr_reg_167_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(51),
      Q => \gmem2_addr_reg_167_reg[61]_0\(51),
      R => '0'
    );
\gmem2_addr_reg_167_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(52),
      Q => \gmem2_addr_reg_167_reg[61]_0\(52),
      R => '0'
    );
\gmem2_addr_reg_167_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(53),
      Q => \gmem2_addr_reg_167_reg[61]_0\(53),
      R => '0'
    );
\gmem2_addr_reg_167_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(54),
      Q => \gmem2_addr_reg_167_reg[61]_0\(54),
      R => '0'
    );
\gmem2_addr_reg_167_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(55),
      Q => \gmem2_addr_reg_167_reg[61]_0\(55),
      R => '0'
    );
\gmem2_addr_reg_167_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(56),
      Q => \gmem2_addr_reg_167_reg[61]_0\(56),
      R => '0'
    );
\gmem2_addr_reg_167_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(57),
      Q => \gmem2_addr_reg_167_reg[61]_0\(57),
      R => '0'
    );
\gmem2_addr_reg_167_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(58),
      Q => \gmem2_addr_reg_167_reg[61]_0\(58),
      R => '0'
    );
\gmem2_addr_reg_167_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(59),
      Q => \gmem2_addr_reg_167_reg[61]_0\(59),
      R => '0'
    );
\gmem2_addr_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(5),
      Q => \gmem2_addr_reg_167_reg[61]_0\(5),
      R => '0'
    );
\gmem2_addr_reg_167_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(60),
      Q => \gmem2_addr_reg_167_reg[61]_0\(60),
      R => '0'
    );
\gmem2_addr_reg_167_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(61),
      Q => \gmem2_addr_reg_167_reg[61]_0\(61),
      R => '0'
    );
\gmem2_addr_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(6),
      Q => \gmem2_addr_reg_167_reg[61]_0\(6),
      R => '0'
    );
\gmem2_addr_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(7),
      Q => \gmem2_addr_reg_167_reg[61]_0\(7),
      R => '0'
    );
\gmem2_addr_reg_167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(8),
      Q => \gmem2_addr_reg_167_reg[61]_0\(8),
      R => '0'
    );
\gmem2_addr_reg_167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_reg_1670,
      D => \out\(9),
      Q => \gmem2_addr_reg_167_reg[61]_0\(9),
      R => '0'
    );
\i_V_reg_105[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_v_reg_105_reg[2]_0\(0),
      O => i_V_2_fu_146_p2(0)
    );
\i_V_reg_105[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_v_reg_105_reg[2]_0\(0),
      I1 => \^i_v_reg_105_reg[2]_0\(1),
      O => i_V_2_fu_146_p2(1)
    );
\i_V_reg_105[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_v_reg_105_reg[2]_0\(2),
      I1 => \^i_v_reg_105_reg[2]_0\(1),
      I2 => \^i_v_reg_105_reg[2]_0\(0),
      O => \i_V_reg_105[2]_i_1_n_0\
    );
\i_V_reg_105[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_V_reg_105_reg(3),
      I1 => \^i_v_reg_105_reg[2]_0\(2),
      I2 => \^i_v_reg_105_reg[2]_0\(0),
      I3 => \^i_v_reg_105_reg[2]_0\(1),
      O => \i_V_reg_105[3]_i_1_n_0\
    );
\i_V_reg_105[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_V_reg_105_reg(4),
      I1 => \^i_v_reg_105_reg[2]_0\(2),
      I2 => \^i_v_reg_105_reg[2]_0\(0),
      I3 => \^i_v_reg_105_reg[2]_0\(1),
      I4 => i_V_reg_105_reg(3),
      O => i_V_2_fu_146_p2(4)
    );
\i_V_reg_105[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_V_reg_105_reg(5),
      I1 => i_V_reg_105_reg(4),
      I2 => \^i_v_reg_105_reg[2]_0\(2),
      I3 => \^i_v_reg_105_reg[2]_0\(0),
      I4 => \^i_v_reg_105_reg[2]_0\(1),
      I5 => i_V_reg_105_reg(3),
      O => \i_V_reg_105[5]_i_1_n_0\
    );
\i_V_reg_105[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => i_V_reg_105_reg(6),
      I1 => i_V_reg_105_reg(5),
      I2 => \i_V_reg_105[8]_i_4_n_0\,
      O => \i_V_reg_105[6]_i_1_n_0\
    );
\i_V_reg_105[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_V_reg_105_reg(5),
      I1 => \i_V_reg_105[8]_i_4_n_0\,
      I2 => i_V_reg_105_reg(6),
      I3 => i_V_reg_105_reg(7),
      O => i_V_2_fu_146_p2(7)
    );
\i_V_reg_105[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF000000000000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => mem_reg_i_12_n_0,
      I4 => ap_CS_fsm_state2,
      I5 => gmem2_AWREADY,
      O => i_V_reg_105
    );
\i_V_reg_105[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => mem_reg_i_12_n_0,
      O => i_V_reg_1050
    );
\i_V_reg_105[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => i_V_reg_105_reg(8),
      I1 => i_V_reg_105_reg(5),
      I2 => \i_V_reg_105[8]_i_4_n_0\,
      I3 => i_V_reg_105_reg(6),
      I4 => i_V_reg_105_reg(7),
      O => i_V_2_fu_146_p2(8)
    );
\i_V_reg_105[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => i_V_reg_105_reg(3),
      I1 => \^i_v_reg_105_reg[2]_0\(1),
      I2 => \^i_v_reg_105_reg[2]_0\(0),
      I3 => \^i_v_reg_105_reg[2]_0\(2),
      I4 => i_V_reg_105_reg(4),
      O => \i_V_reg_105[8]_i_4_n_0\
    );
\i_V_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => i_V_2_fu_146_p2(0),
      Q => \^i_v_reg_105_reg[2]_0\(0),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => i_V_2_fu_146_p2(1),
      Q => \^i_v_reg_105_reg[2]_0\(1),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => \i_V_reg_105[2]_i_1_n_0\,
      Q => \^i_v_reg_105_reg[2]_0\(2),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => \i_V_reg_105[3]_i_1_n_0\,
      Q => i_V_reg_105_reg(3),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => i_V_2_fu_146_p2(4),
      Q => i_V_reg_105_reg(4),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => \i_V_reg_105[5]_i_1_n_0\,
      Q => i_V_reg_105_reg(5),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => \i_V_reg_105[6]_i_1_n_0\,
      Q => i_V_reg_105_reg(6),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => i_V_2_fu_146_p2(7),
      Q => i_V_reg_105_reg(7),
      R => i_V_reg_105
    );
\i_V_reg_105_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_1050,
      D => i_V_2_fu_146_p2(8),
      Q => i_V_reg_105_reg(8),
      R => i_V_reg_105
    );
icmp_ln1402_fu_152_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED(3),
      CO(2) => ap_condition_pp0_exit_iter0_state3,
      CO(1) => icmp_ln1402_fu_152_p2_carry_n_2,
      CO(0) => icmp_ln1402_fu_152_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln1402_fu_152_p2_carry_i_1_n_0,
      S(1) => icmp_ln1402_fu_152_p2_carry_i_2_n_0,
      S(0) => S(0)
    );
icmp_ln1402_fu_152_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_V_reg_105_reg(8),
      I1 => icmp_ln1402_fu_152_p2_carry_0(5),
      I2 => i_V_reg_105_reg(6),
      I3 => icmp_ln1402_fu_152_p2_carry_0(3),
      I4 => icmp_ln1402_fu_152_p2_carry_0(4),
      I5 => i_V_reg_105_reg(7),
      O => icmp_ln1402_fu_152_p2_carry_i_1_n_0
    );
icmp_ln1402_fu_152_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_V_reg_105_reg(5),
      I1 => icmp_ln1402_fu_152_p2_carry_0(2),
      I2 => i_V_reg_105_reg(3),
      I3 => icmp_ln1402_fu_152_p2_carry_0(0),
      I4 => icmp_ln1402_fu_152_p2_carry_0(1),
      I5 => i_V_reg_105_reg(4),
      O => icmp_ln1402_fu_152_p2_carry_i_2_n_0
    );
\icmp_ln1402_reg_178[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mem_reg_i_12_n_0,
      I3 => \icmp_ln1402_reg_178_reg_n_0_[0]\,
      O => \icmp_ln1402_reg_178[0]_i_1_n_0\
    );
\icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1402_reg_178_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mem_reg_i_12_n_0,
      I3 => icmp_ln1402_reg_178_pp0_iter1_reg,
      O => \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln1402_reg_178_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln1402_reg_178_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1402_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1402_reg_178[0]_i_1_n_0\,
      Q => \icmp_ln1402_reg_178_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln878_reg_163[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln878_fu_116_p2,
      I1 => \^q\(0),
      I2 => \^icmp_ln878_reg_163_reg[0]_0\,
      O => \icmp_ln878_reg_163[0]_i_1_n_0\
    );
\icmp_ln878_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_reg_163[0]_i_1_n_0\,
      Q => \^icmp_ln878_reg_163_reg[0]_0\,
      R => '0'
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => ap_done_reg_reg_0,
      I2 => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      I3 => \^ap_cs_fsm_reg[7]_0\,
      I4 => \^ap_done_reg\,
      I5 => empty_n_reg(1),
      O => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \^p_11_in\,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => AxiStream2Axi_U0_ap_start,
      I1 => \^icmp_ln878_reg_163_reg[0]_0\,
      I2 => gmem2_BVALID,
      I3 => \^q\(1),
      O => internal_empty_n_reg_0
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(1),
      I1 => gmem2_BVALID,
      I2 => \^icmp_ln878_reg_163_reg[0]_0\,
      O => \^ap_cs_fsm_reg[7]_0\
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => icmp_ln1402_reg_178_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => gmem2_WREADY,
      I3 => ldata_empty_n,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => \icmp_ln1402_reg_178_reg_n_0_[0]\,
      O => mem_reg_i_12_n_0
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => empty_n_reg(0),
      I1 => empty_n_reg(1),
      I2 => icmp_ln1402_reg_178_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => mem_reg_i_12_n_0,
      O => WEBWE(0)
    );
\pout[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF0000"
    )
        port map (
      I0 => \^icmp_ln878_reg_163_reg[0]_0\,
      I1 => empty_n_reg(1),
      I2 => empty_n_reg(0),
      I3 => \^q\(1),
      I4 => gmem2_BVALID,
      O => \icmp_ln878_reg_163_reg[0]_1\
    );
\tmp_reg_182[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1402_reg_178_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => mem_reg_i_12_n_0,
      O => \^p_11_in\
    );
\tmp_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(0),
      Q => \tmp_reg_182_reg[31]_0\(0),
      R => '0'
    );
\tmp_reg_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(10),
      Q => \tmp_reg_182_reg[31]_0\(10),
      R => '0'
    );
\tmp_reg_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(11),
      Q => \tmp_reg_182_reg[31]_0\(11),
      R => '0'
    );
\tmp_reg_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(12),
      Q => \tmp_reg_182_reg[31]_0\(12),
      R => '0'
    );
\tmp_reg_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(13),
      Q => \tmp_reg_182_reg[31]_0\(13),
      R => '0'
    );
\tmp_reg_182_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(14),
      Q => \tmp_reg_182_reg[31]_0\(14),
      R => '0'
    );
\tmp_reg_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(15),
      Q => \tmp_reg_182_reg[31]_0\(15),
      R => '0'
    );
\tmp_reg_182_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(16),
      Q => \tmp_reg_182_reg[31]_0\(16),
      R => '0'
    );
\tmp_reg_182_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(17),
      Q => \tmp_reg_182_reg[31]_0\(17),
      R => '0'
    );
\tmp_reg_182_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(18),
      Q => \tmp_reg_182_reg[31]_0\(18),
      R => '0'
    );
\tmp_reg_182_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(19),
      Q => \tmp_reg_182_reg[31]_0\(19),
      R => '0'
    );
\tmp_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(1),
      Q => \tmp_reg_182_reg[31]_0\(1),
      R => '0'
    );
\tmp_reg_182_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(20),
      Q => \tmp_reg_182_reg[31]_0\(20),
      R => '0'
    );
\tmp_reg_182_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(21),
      Q => \tmp_reg_182_reg[31]_0\(21),
      R => '0'
    );
\tmp_reg_182_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(22),
      Q => \tmp_reg_182_reg[31]_0\(22),
      R => '0'
    );
\tmp_reg_182_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(23),
      Q => \tmp_reg_182_reg[31]_0\(23),
      R => '0'
    );
\tmp_reg_182_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(24),
      Q => \tmp_reg_182_reg[31]_0\(24),
      R => '0'
    );
\tmp_reg_182_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(25),
      Q => \tmp_reg_182_reg[31]_0\(25),
      R => '0'
    );
\tmp_reg_182_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(26),
      Q => \tmp_reg_182_reg[31]_0\(26),
      R => '0'
    );
\tmp_reg_182_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(27),
      Q => \tmp_reg_182_reg[31]_0\(27),
      R => '0'
    );
\tmp_reg_182_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(28),
      Q => \tmp_reg_182_reg[31]_0\(28),
      R => '0'
    );
\tmp_reg_182_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(29),
      Q => \tmp_reg_182_reg[31]_0\(29),
      R => '0'
    );
\tmp_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(2),
      Q => \tmp_reg_182_reg[31]_0\(2),
      R => '0'
    );
\tmp_reg_182_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(30),
      Q => \tmp_reg_182_reg[31]_0\(30),
      R => '0'
    );
\tmp_reg_182_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(31),
      Q => \tmp_reg_182_reg[31]_0\(31),
      R => '0'
    );
\tmp_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(3),
      Q => \tmp_reg_182_reg[31]_0\(3),
      R => '0'
    );
\tmp_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(4),
      Q => \tmp_reg_182_reg[31]_0\(4),
      R => '0'
    );
\tmp_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(5),
      Q => \tmp_reg_182_reg[31]_0\(5),
      R => '0'
    );
\tmp_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(6),
      Q => \tmp_reg_182_reg[31]_0\(6),
      R => '0'
    );
\tmp_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(7),
      Q => \tmp_reg_182_reg[31]_0\(7),
      R => '0'
    );
\tmp_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(8),
      Q => \tmp_reg_182_reg[31]_0\(8),
      R => '0'
    );
\tmp_reg_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_11_in\,
      D => \tmp_reg_182_reg[31]_1\(9),
      Q => \tmp_reg_182_reg[31]_0\(9),
      R => '0'
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => gmem2_WREADY,
      I1 => mem_reg_i_12_n_0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => icmp_ln1402_reg_178_pp0_iter1_reg,
      I4 => empty_n_reg(1),
      I5 => empty_n_reg(0),
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Block_split1_proc21 is
  port (
    start_once_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Block_split1_proc21;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Block_split1_proc21 is
  signal \^start_once_reg\ : STD_LOGIC;
begin
  start_once_reg <= \^start_once_reg\;
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => \mOutPtr_reg[1]\,
      I2 => ap_start,
      I3 => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      I4 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      O => start_once_reg_reg_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_1,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[8]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[0]_0\,
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[1]_0\,
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[2]_0\,
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[3]_0\,
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[4]_0\,
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[5]_0\,
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[6]_0\,
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[7]_0\,
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[8]_0\,
      D => \ap_return_preg_reg[8]_1\,
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16 is
  port (
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    dout_c_full_n : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    cols_c13_full_n : in STD_LOGIC;
    rows_c12_full_n : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg : in STD_LOGIC;
    start_for_Mat2AxiStream_U0_full_n : in STD_LOGIC;
    start_for_addrbound_U0_full_n : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Mat2Axi_fu_60_ap_start_reg_reg : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_done : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0 : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16 is
  signal \SRL_SIG_reg[3][2]_srl4_i_4__0_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_i_1 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair433";
begin
  shiftReg_ce <= \^shiftreg_ce\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[3][2]_srl4_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[3][2]_srl4_i_4__0_n_0\,
      I1 => cols_c_full_n,
      I2 => dout_c_full_n,
      I3 => rows_c_full_n,
      I4 => cols_c13_full_n,
      I5 => rows_c12_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[3][2]_srl4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => grp_Mat2Axi_fu_60_ap_start_reg,
      I1 => \^start_once_reg\,
      I2 => start_for_Mat2AxiStream_U0_full_n,
      I3 => start_for_addrbound_U0_full_n,
      O => \SRL_SIG_reg[3][2]_srl4_i_4__0_n_0\
    );
ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020200AAAAAA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^shiftreg_ce\,
      I2 => grp_Mat2Axi_fu_60_ap_start_reg_reg,
      I3 => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      I4 => grp_Mat2Axi_fu_60_ap_done,
      I5 => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(0),
      O => ap_rst_n_0
    );
ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_Mat2Axi_fu_60_ap_start_reg_reg,
      I1 => \^shiftreg_ce\,
      I2 => ap_rst_n,
      I3 => ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
      O => ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg
    );
grp_Mat2Axi_fu_60_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(0),
      I1 => \^shiftreg_ce\,
      I2 => grp_Mat2Axi_fu_60_ap_start_reg_reg,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => grp_Mat2Axi_fu_60_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => E(0)
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \icmp_ln886_reg_205_reg[0]_0\ : out STD_LOGIC;
    \maxval_read_reg_172_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    out_mat_data_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \height_reg_182_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_2\ : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    in_mat_data_dout : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \maxval_read_reg_172_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal height_reg_182 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_V_1_fu_129_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal i_V_1_reg_187 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_V_1_reg_187_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[9]\ : STD_LOGIC;
  signal \icmp_ln62_reg_201[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln62_reg_201_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln62_reg_201_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln886_fu_155_p2 : STD_LOGIC;
  signal icmp_ln886_reg_205 : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal j_V_reg_110 : STD_LOGIC;
  signal j_V_reg_1100 : STD_LOGIC;
  signal \j_V_reg_110[0]_i_4_n_0\ : STD_LOGIC;
  signal j_V_reg_110_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \j_V_reg_110_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal thresh_V_reg_167 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal width_reg_177 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln62_reg_201[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \icmp_ln886_reg_205[0]_i_1\ : label is "soft_lutpair124";
  attribute COMPARATOR_THRESHOLD of \icmp_ln886_reg_205_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => icmp_ln886_reg_205,
      I1 => out_mat_data_full_n,
      I2 => icmp_ln62_reg_201_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_block_pp0_stage0_11001,
      O => \icmp_ln886_reg_205_reg[0]_0\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => out_mat_data_full_n,
      I1 => icmp_ln62_reg_201_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => in_mat_data_empty_n,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => Threshold_0_0_32_32_1_U0_maxval_read,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Threshold_0_0_32_32_1_U0_maxval_read,
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[12]\,
      I1 => height_reg_182(12),
      I2 => height_reg_182(13),
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[11]\,
      I1 => height_reg_182(11),
      I2 => \i_V_reg_99_reg_n_0_[10]\,
      I3 => height_reg_182(10),
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[9]\,
      I1 => height_reg_182(9),
      I2 => \i_V_reg_99_reg_n_0_[8]\,
      I3 => height_reg_182(8),
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(6),
      I1 => \i_V_reg_99_reg_n_0_[6]\,
      I2 => \i_V_reg_99_reg_n_0_[7]\,
      I3 => height_reg_182(7),
      O => \ap_CS_fsm[2]_i_13_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(4),
      I1 => \i_V_reg_99_reg_n_0_[4]\,
      I2 => \i_V_reg_99_reg_n_0_[5]\,
      I3 => height_reg_182(5),
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(2),
      I1 => \i_V_reg_99_reg_n_0_[2]\,
      I2 => \i_V_reg_99_reg_n_0_[3]\,
      I3 => height_reg_182(3),
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(0),
      I1 => \i_V_reg_99_reg_n_0_[0]\,
      I2 => \i_V_reg_99_reg_n_0_[1]\,
      I3 => height_reg_182(1),
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[7]\,
      I1 => height_reg_182(7),
      I2 => \i_V_reg_99_reg_n_0_[6]\,
      I3 => height_reg_182(6),
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[5]\,
      I1 => height_reg_182(5),
      I2 => \i_V_reg_99_reg_n_0_[4]\,
      I3 => height_reg_182(4),
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[3]\,
      I1 => height_reg_182(3),
      I2 => \i_V_reg_99_reg_n_0_[2]\,
      I3 => height_reg_182(2),
      O => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^q\(1),
      I3 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[1]\,
      I1 => height_reg_182(1),
      I2 => \i_V_reg_99_reg_n_0_[0]\,
      I3 => height_reg_182(0),
      O => \ap_CS_fsm[2]_i_20_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => height_reg_182(14),
      I1 => height_reg_182(15),
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[12]\,
      I1 => height_reg_182(12),
      I2 => height_reg_182(13),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(10),
      I1 => \i_V_reg_99_reg_n_0_[10]\,
      I2 => \i_V_reg_99_reg_n_0_[11]\,
      I3 => height_reg_182(11),
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(8),
      I1 => \i_V_reg_99_reg_n_0_[8]\,
      I2 => \i_V_reg_99_reg_n_0_[9]\,
      I3 => height_reg_182(9),
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_reg_182(15),
      I1 => height_reg_182(14),
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0504040400000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_condition_pp0_exit_iter0_state3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(1),
      I1 => width_reg_177(1),
      I2 => j_V_reg_110_reg(0),
      I3 => width_reg_177(0),
      I4 => width_reg_177(2),
      I5 => j_V_reg_110_reg(2),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => out_mat_data_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => icmp_ln62_reg_201_pp0_iter1_reg,
      O => ap_block_pp0_stage0_11001
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => width_reg_177(15),
      I1 => j_V_reg_110_reg(15),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(13),
      I1 => width_reg_177(13),
      I2 => j_V_reg_110_reg(12),
      I3 => width_reg_177(12),
      I4 => width_reg_177(14),
      I5 => j_V_reg_110_reg(14),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(10),
      I1 => width_reg_177(10),
      I2 => j_V_reg_110_reg(9),
      I3 => width_reg_177(9),
      I4 => width_reg_177(11),
      I5 => j_V_reg_110_reg(11),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(7),
      I1 => width_reg_177(7),
      I2 => j_V_reg_110_reg(6),
      I3 => width_reg_177(6),
      I4 => width_reg_177(8),
      I5 => j_V_reg_110_reg(8),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(4),
      I1 => width_reg_177(4),
      I2 => j_V_reg_110_reg(3),
      I3 => width_reg_177(3),
      I4 => width_reg_177(5),
      I5 => j_V_reg_110_reg(5),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_0\,
      S(2) => \ap_CS_fsm[2]_i_10_n_0\,
      S(1) => \ap_CS_fsm[2]_i_11_n_0\,
      S(0) => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_13_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_14_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_15_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_17_n_0\,
      S(2) => \ap_CS_fsm[2]_i_18_n_0\,
      S(1) => \ap_CS_fsm[2]_i_19_n_0\,
      S(0) => \ap_CS_fsm[2]_i_20_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[3]_i_5_n_0\,
      S(0) => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_7_n_0\,
      S(2) => \ap_CS_fsm[3]_i_8_n_0\,
      S(1) => \ap_CS_fsm[3]_i_9_n_0\,
      S(0) => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => p_4_in,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_11001,
      O => p_4_in
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_block_pp0_stage0_11001,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A0C0A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\height_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(0),
      Q => height_reg_182(0),
      R => '0'
    );
\height_reg_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(10),
      Q => height_reg_182(10),
      R => '0'
    );
\height_reg_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(11),
      Q => height_reg_182(11),
      R => '0'
    );
\height_reg_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(12),
      Q => height_reg_182(12),
      R => '0'
    );
\height_reg_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(13),
      Q => height_reg_182(13),
      R => '0'
    );
\height_reg_182_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(14),
      Q => height_reg_182(14),
      R => '0'
    );
\height_reg_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(15),
      Q => height_reg_182(15),
      R => '0'
    );
\height_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(1),
      Q => height_reg_182(1),
      R => '0'
    );
\height_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(2),
      Q => height_reg_182(2),
      R => '0'
    );
\height_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(3),
      Q => height_reg_182(3),
      R => '0'
    );
\height_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(4),
      Q => height_reg_182(4),
      R => '0'
    );
\height_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(5),
      Q => height_reg_182(5),
      R => '0'
    );
\height_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(6),
      Q => height_reg_182(6),
      R => '0'
    );
\height_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(7),
      Q => height_reg_182(7),
      R => '0'
    );
\height_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(8),
      Q => height_reg_182(8),
      R => '0'
    );
\height_reg_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(9),
      Q => height_reg_182(9),
      R => '0'
    );
\i_V_1_reg_187[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[0]\,
      O => i_V_1_fu_129_p2(0)
    );
\i_V_1_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(0),
      Q => i_V_1_reg_187(0),
      R => '0'
    );
\i_V_1_reg_187_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(10),
      Q => i_V_1_reg_187(10),
      R => '0'
    );
\i_V_1_reg_187_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(11),
      Q => i_V_1_reg_187(11),
      R => '0'
    );
\i_V_1_reg_187_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(12),
      Q => i_V_1_reg_187(12),
      R => '0'
    );
\i_V_1_reg_187_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_1_reg_187_reg[8]_i_1_n_0\,
      CO(3) => \NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_V_1_reg_187_reg[12]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[12]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(12 downto 9),
      S(3) => \i_V_reg_99_reg_n_0_[12]\,
      S(2) => \i_V_reg_99_reg_n_0_[11]\,
      S(1) => \i_V_reg_99_reg_n_0_[10]\,
      S(0) => \i_V_reg_99_reg_n_0_[9]\
    );
\i_V_1_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(1),
      Q => i_V_1_reg_187(1),
      R => '0'
    );
\i_V_1_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(2),
      Q => i_V_1_reg_187(2),
      R => '0'
    );
\i_V_1_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(3),
      Q => i_V_1_reg_187(3),
      R => '0'
    );
\i_V_1_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(4),
      Q => i_V_1_reg_187(4),
      R => '0'
    );
\i_V_1_reg_187_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_1_reg_187_reg[4]_i_1_n_0\,
      CO(2) => \i_V_1_reg_187_reg[4]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[4]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[4]_i_1_n_3\,
      CYINIT => \i_V_reg_99_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(4 downto 1),
      S(3) => \i_V_reg_99_reg_n_0_[4]\,
      S(2) => \i_V_reg_99_reg_n_0_[3]\,
      S(1) => \i_V_reg_99_reg_n_0_[2]\,
      S(0) => \i_V_reg_99_reg_n_0_[1]\
    );
\i_V_1_reg_187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(5),
      Q => i_V_1_reg_187(5),
      R => '0'
    );
\i_V_1_reg_187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(6),
      Q => i_V_1_reg_187(6),
      R => '0'
    );
\i_V_1_reg_187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(7),
      Q => i_V_1_reg_187(7),
      R => '0'
    );
\i_V_1_reg_187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(8),
      Q => i_V_1_reg_187(8),
      R => '0'
    );
\i_V_1_reg_187_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_1_reg_187_reg[4]_i_1_n_0\,
      CO(3) => \i_V_1_reg_187_reg[8]_i_1_n_0\,
      CO(2) => \i_V_1_reg_187_reg[8]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[8]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(8 downto 5),
      S(3) => \i_V_reg_99_reg_n_0_[8]\,
      S(2) => \i_V_reg_99_reg_n_0_[7]\,
      S(1) => \i_V_reg_99_reg_n_0_[6]\,
      S(0) => \i_V_reg_99_reg_n_0_[5]\
    );
\i_V_1_reg_187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(9),
      Q => i_V_1_reg_187(9),
      R => '0'
    );
\i_V_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(0),
      Q => \i_V_reg_99_reg_n_0_[0]\,
      R => SR(0)
    );
\i_V_reg_99_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(10),
      Q => \i_V_reg_99_reg_n_0_[10]\,
      R => SR(0)
    );
\i_V_reg_99_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(11),
      Q => \i_V_reg_99_reg_n_0_[11]\,
      R => SR(0)
    );
\i_V_reg_99_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(12),
      Q => \i_V_reg_99_reg_n_0_[12]\,
      R => SR(0)
    );
\i_V_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(1),
      Q => \i_V_reg_99_reg_n_0_[1]\,
      R => SR(0)
    );
\i_V_reg_99_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(2),
      Q => \i_V_reg_99_reg_n_0_[2]\,
      R => SR(0)
    );
\i_V_reg_99_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(3),
      Q => \i_V_reg_99_reg_n_0_[3]\,
      R => SR(0)
    );
\i_V_reg_99_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(4),
      Q => \i_V_reg_99_reg_n_0_[4]\,
      R => SR(0)
    );
\i_V_reg_99_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(5),
      Q => \i_V_reg_99_reg_n_0_[5]\,
      R => SR(0)
    );
\i_V_reg_99_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(6),
      Q => \i_V_reg_99_reg_n_0_[6]\,
      R => SR(0)
    );
\i_V_reg_99_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(7),
      Q => \i_V_reg_99_reg_n_0_[7]\,
      R => SR(0)
    );
\i_V_reg_99_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(8),
      Q => \i_V_reg_99_reg_n_0_[8]\,
      R => SR(0)
    );
\i_V_reg_99_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(9),
      Q => \i_V_reg_99_reg_n_0_[9]\,
      R => SR(0)
    );
\icmp_ln62_reg_201[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      O => \icmp_ln62_reg_201[0]_i_1_n_0\
    );
\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => icmp_ln62_reg_201_pp0_iter1_reg,
      O => \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln62_reg_201_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln62_reg_201_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln62_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln62_reg_201[0]_i_1_n_0\,
      Q => \icmp_ln62_reg_201_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln886_reg_205[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_ln886_fu_155_p2,
      I1 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => icmp_ln886_reg_205,
      O => \icmp_ln886_reg_205[0]_i_1_n_0\
    );
\icmp_ln886_reg_205[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(0),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(0),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(0),
      I5 => \icmp_ln886_reg_205[0]_i_19_n_0\,
      O => \icmp_ln886_reg_205[0]_i_10_n_0\
    );
\icmp_ln886_reg_205[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(7),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(7),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(7),
      O => \icmp_ln886_reg_205[0]_i_16_n_0\
    );
\icmp_ln886_reg_205[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(5),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(5),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(5),
      O => \icmp_ln886_reg_205[0]_i_17_n_0\
    );
\icmp_ln886_reg_205[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(3),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(3),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(3),
      O => \icmp_ln886_reg_205[0]_i_18_n_0\
    );
\icmp_ln886_reg_205[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(1),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(1),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(1),
      O => \icmp_ln886_reg_205[0]_i_19_n_0\
    );
\icmp_ln886_reg_205[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(6),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(6),
      I3 => thresh_V_reg_167(6),
      I4 => thresh_V_reg_167(7),
      I5 => in_mat_data_dout(3),
      O => \icmp_ln886_reg_205[0]_i_3_n_0\
    );
\icmp_ln886_reg_205[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(4),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(4),
      I3 => thresh_V_reg_167(4),
      I4 => thresh_V_reg_167(5),
      I5 => in_mat_data_dout(2),
      O => \icmp_ln886_reg_205[0]_i_4_n_0\
    );
\icmp_ln886_reg_205[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(2),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(2),
      I3 => thresh_V_reg_167(2),
      I4 => thresh_V_reg_167(3),
      I5 => in_mat_data_dout(1),
      O => \icmp_ln886_reg_205[0]_i_5_n_0\
    );
\icmp_ln886_reg_205[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(0),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(0),
      I3 => thresh_V_reg_167(0),
      I4 => thresh_V_reg_167(1),
      I5 => in_mat_data_dout(0),
      O => \icmp_ln886_reg_205[0]_i_6_n_0\
    );
\icmp_ln886_reg_205[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(6),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(6),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(6),
      I5 => \icmp_ln886_reg_205[0]_i_16_n_0\,
      O => \icmp_ln886_reg_205[0]_i_7_n_0\
    );
\icmp_ln886_reg_205[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(4),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(4),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(4),
      I5 => \icmp_ln886_reg_205[0]_i_17_n_0\,
      O => \icmp_ln886_reg_205[0]_i_8_n_0\
    );
\icmp_ln886_reg_205[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(2),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(2),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(2),
      I5 => \icmp_ln886_reg_205[0]_i_18_n_0\,
      O => \icmp_ln886_reg_205[0]_i_9_n_0\
    );
\icmp_ln886_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln886_reg_205[0]_i_1_n_0\,
      Q => icmp_ln886_reg_205,
      R => '0'
    );
\icmp_ln886_reg_205_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln886_fu_155_p2,
      CO(2) => \icmp_ln886_reg_205_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln886_reg_205_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln886_reg_205_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln886_reg_205[0]_i_3_n_0\,
      DI(2) => \icmp_ln886_reg_205[0]_i_4_n_0\,
      DI(1) => \icmp_ln886_reg_205[0]_i_5_n_0\,
      DI(0) => \icmp_ln886_reg_205[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln886_reg_205[0]_i_7_n_0\,
      S(2) => \icmp_ln886_reg_205[0]_i_8_n_0\,
      S(1) => \icmp_ln886_reg_205[0]_i_9_n_0\,
      S(0) => \icmp_ln886_reg_205[0]_i_10_n_0\
    );
\j_V_reg_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => j_V_reg_110
    );
\j_V_reg_110[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_CS_fsm_pp0_stage0,
      O => j_V_reg_1100
    );
\j_V_reg_110[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_V_reg_110_reg(0),
      O => \j_V_reg_110[0]_i_4_n_0\
    );
\j_V_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_7\,
      Q => j_V_reg_110_reg(0),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_V_reg_110_reg[0]_i_3_n_0\,
      CO(2) => \j_V_reg_110_reg[0]_i_3_n_1\,
      CO(1) => \j_V_reg_110_reg[0]_i_3_n_2\,
      CO(0) => \j_V_reg_110_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_V_reg_110_reg[0]_i_3_n_4\,
      O(2) => \j_V_reg_110_reg[0]_i_3_n_5\,
      O(1) => \j_V_reg_110_reg[0]_i_3_n_6\,
      O(0) => \j_V_reg_110_reg[0]_i_3_n_7\,
      S(3 downto 1) => j_V_reg_110_reg(3 downto 1),
      S(0) => \j_V_reg_110[0]_i_4_n_0\
    );
\j_V_reg_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_5\,
      Q => j_V_reg_110_reg(10),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_4\,
      Q => j_V_reg_110_reg(11),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_7\,
      Q => j_V_reg_110_reg(12),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[8]_i_1_n_0\,
      CO(3) => \NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_V_reg_110_reg[12]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[12]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[12]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[12]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[12]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[12]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(15 downto 12)
    );
\j_V_reg_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_6\,
      Q => j_V_reg_110_reg(13),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_5\,
      Q => j_V_reg_110_reg(14),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_4\,
      Q => j_V_reg_110_reg(15),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_6\,
      Q => j_V_reg_110_reg(1),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_5\,
      Q => j_V_reg_110_reg(2),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_4\,
      Q => j_V_reg_110_reg(3),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_7\,
      Q => j_V_reg_110_reg(4),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[0]_i_3_n_0\,
      CO(3) => \j_V_reg_110_reg[4]_i_1_n_0\,
      CO(2) => \j_V_reg_110_reg[4]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[4]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[4]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[4]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[4]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[4]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(7 downto 4)
    );
\j_V_reg_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_6\,
      Q => j_V_reg_110_reg(5),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_5\,
      Q => j_V_reg_110_reg(6),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_4\,
      Q => j_V_reg_110_reg(7),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_7\,
      Q => j_V_reg_110_reg(8),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[4]_i_1_n_0\,
      CO(3) => \j_V_reg_110_reg[8]_i_1_n_0\,
      CO(2) => \j_V_reg_110_reg[8]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[8]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[8]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[8]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[8]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[8]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(11 downto 8)
    );
\j_V_reg_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_6\,
      Q => j_V_reg_110_reg(9),
      R => j_V_reg_110
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2_n_0\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => ap_block_pp0_stage0_11001,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => in_mat_data_empty_n,
      O => \mOutPtr[0]_i_2_n_0\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => in_mat_data_empty_n,
      I5 => \mOutPtr_reg[0]_1\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FFFFFFFFFF"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => icmp_ln62_reg_201_pp0_iter1_reg,
      I5 => out_mat_data_full_n,
      O => internal_empty_n_reg
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF7F"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I4 => ap_block_pp0_stage0_11001,
      I5 => \mOutPtr_reg[0]_1\,
      O => internal_empty_n_reg_0
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => Threshold_0_0_32_32_1_U0_ap_start,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[2]\,
      I5 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      O => mOutPtr110_out_0
    );
\maxval_read_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(0),
      Q => \maxval_read_reg_172_reg[7]_0\(0),
      R => '0'
    );
\maxval_read_reg_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(1),
      Q => \maxval_read_reg_172_reg[7]_0\(1),
      R => '0'
    );
\maxval_read_reg_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(2),
      Q => \maxval_read_reg_172_reg[7]_0\(2),
      R => '0'
    );
\maxval_read_reg_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(3),
      Q => \maxval_read_reg_172_reg[7]_0\(3),
      R => '0'
    );
\maxval_read_reg_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(4),
      Q => \maxval_read_reg_172_reg[7]_0\(4),
      R => '0'
    );
\maxval_read_reg_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(5),
      Q => \maxval_read_reg_172_reg[7]_0\(5),
      R => '0'
    );
\maxval_read_reg_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(6),
      Q => \maxval_read_reg_172_reg[7]_0\(6),
      R => '0'
    );
\maxval_read_reg_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(7),
      Q => \maxval_read_reg_172_reg[7]_0\(7),
      R => '0'
    );
\thresh_V_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(0),
      Q => thresh_V_reg_167(0),
      R => '0'
    );
\thresh_V_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(1),
      Q => thresh_V_reg_167(1),
      R => '0'
    );
\thresh_V_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(2),
      Q => thresh_V_reg_167(2),
      R => '0'
    );
\thresh_V_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(3),
      Q => thresh_V_reg_167(3),
      R => '0'
    );
\thresh_V_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(4),
      Q => thresh_V_reg_167(4),
      R => '0'
    );
\thresh_V_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(5),
      Q => thresh_V_reg_167(5),
      R => '0'
    );
\thresh_V_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(6),
      Q => thresh_V_reg_167(6),
      R => '0'
    );
\thresh_V_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(7),
      Q => thresh_V_reg_167(7),
      R => '0'
    );
\width_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => width_reg_177(0),
      R => '0'
    );
\width_reg_177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => width_reg_177(10),
      R => '0'
    );
\width_reg_177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => width_reg_177(11),
      R => '0'
    );
\width_reg_177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => width_reg_177(12),
      R => '0'
    );
\width_reg_177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => width_reg_177(13),
      R => '0'
    );
\width_reg_177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => width_reg_177(14),
      R => '0'
    );
\width_reg_177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => width_reg_177(15),
      R => '0'
    );
\width_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => width_reg_177(1),
      R => '0'
    );
\width_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => width_reg_177(2),
      R => '0'
    );
\width_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => width_reg_177(3),
      R => '0'
    );
\width_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => width_reg_177(4),
      R => '0'
    );
\width_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => width_reg_177(5),
      R => '0'
    );
\width_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => width_reg_177(6),
      R => '0'
    );
\width_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => width_reg_177(7),
      R => '0'
    );
\width_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => width_reg_177(8),
      R => '0'
    );
\width_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => width_reg_177(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_control_r_s_axi is
  port (
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    img_inp : out STD_LOGIC_VECTOR ( 61 downto 0 );
    img_out : out STD_LOGIC_VECTOR ( 61 downto 0 );
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_control_r_s_axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_control_r_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^img_inp\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^img_out\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \int_img_inp[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_inp[31]_i_3_n_0\ : STD_LOGIC;
  signal int_img_inp_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_img_inp_reg04_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_img_inp_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_img_inp_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_img_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_out[63]_i_1_n_0\ : STD_LOGIC;
  signal int_img_out_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_img_out_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_img_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_img_out_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_img_inp[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_img_inp[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_img_inp[11]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_img_inp[12]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_img_inp[13]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_img_inp[14]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_img_inp[15]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_img_inp[16]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_img_inp[17]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_img_inp[18]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_img_inp[19]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_img_inp[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_img_inp[20]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_img_inp[21]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_img_inp[22]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_img_inp[23]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_img_inp[24]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_img_inp[25]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_img_inp[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_img_inp[27]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_img_inp[28]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_img_inp[29]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_img_inp[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_img_inp[30]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_img_inp[31]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_img_inp[32]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_img_inp[33]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_img_inp[34]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_img_inp[35]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_img_inp[36]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_img_inp[37]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_img_inp[38]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_img_inp[39]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_img_inp[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_img_inp[40]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_img_inp[41]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_img_inp[42]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_img_inp[43]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_img_inp[44]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_img_inp[45]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_img_inp[46]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_img_inp[47]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_img_inp[48]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_img_inp[49]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_img_inp[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_img_inp[50]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_img_inp[51]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_img_inp[52]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_img_inp[53]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_img_inp[54]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_img_inp[55]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_img_inp[56]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_img_inp[57]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_img_inp[58]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_img_inp[59]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_img_inp[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_img_inp[60]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_img_inp[61]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_img_inp[62]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_img_inp[63]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_img_inp[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_img_inp[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_img_inp[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_img_inp[9]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_img_out[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_img_out[10]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_img_out[11]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_img_out[12]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_img_out[13]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_img_out[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_img_out[15]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_img_out[16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_img_out[17]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_img_out[18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_img_out[19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_img_out[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_img_out[20]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_img_out[21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_img_out[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_img_out[23]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_img_out[24]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_img_out[25]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_img_out[26]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_img_out[27]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_img_out[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_img_out[29]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_img_out[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_img_out[30]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_img_out[31]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_img_out[32]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_img_out[33]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_img_out[34]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_img_out[35]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_img_out[36]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_img_out[37]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_img_out[38]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_img_out[39]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_img_out[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_img_out[40]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_img_out[41]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_img_out[42]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_img_out[43]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_img_out[44]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_img_out[45]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_img_out[46]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_img_out[47]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_img_out[48]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_img_out[49]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_img_out[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_img_out[50]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_img_out[51]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_img_out[52]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_img_out[53]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_img_out[54]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_img_out[55]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_img_out[56]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_img_out[57]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_img_out[58]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_img_out[59]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_img_out[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_img_out[60]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_img_out[61]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_img_out[62]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_img_out[63]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_img_out[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_img_out[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_img_out[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_img_out[9]_i_1\ : label is "soft_lutpair170";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  img_inp(61 downto 0) <= \^img_inp\(61 downto 0);
  img_out(61 downto 0) <= \^img_out\(61 downto 0);
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_r_rvalid\,
      I3 => s_axi_control_r_RREADY,
      O => \FSM_onehot_rstate[1]_i_1__0_n_0\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_RREADY,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1__0_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_0\,
      Q => \^s_axi_control_r_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => s_axi_control_r_BREADY,
      I3 => s_axi_control_r_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_r_AWVALID,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1__0_n_0\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_r_WVALID,
      O => \FSM_onehot_wstate[3]_i_1__0_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_0\,
      Q => \^s_axi_control_r_bvalid\,
      R => ap_rst_n_inv
    );
\int_img_inp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_img_inp_reg_n_0_[0]\,
      O => int_img_inp_reg04_out(0)
    );
\int_img_inp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(8),
      O => int_img_inp_reg04_out(10)
    );
\int_img_inp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(9),
      O => int_img_inp_reg04_out(11)
    );
\int_img_inp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(10),
      O => int_img_inp_reg04_out(12)
    );
\int_img_inp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(11),
      O => int_img_inp_reg04_out(13)
    );
\int_img_inp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(12),
      O => int_img_inp_reg04_out(14)
    );
\int_img_inp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(13),
      O => int_img_inp_reg04_out(15)
    );
\int_img_inp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(14),
      O => int_img_inp_reg04_out(16)
    );
\int_img_inp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(15),
      O => int_img_inp_reg04_out(17)
    );
\int_img_inp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(16),
      O => int_img_inp_reg04_out(18)
    );
\int_img_inp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(17),
      O => int_img_inp_reg04_out(19)
    );
\int_img_inp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_img_inp_reg_n_0_[1]\,
      O => int_img_inp_reg04_out(1)
    );
\int_img_inp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(18),
      O => int_img_inp_reg04_out(20)
    );
\int_img_inp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(19),
      O => int_img_inp_reg04_out(21)
    );
\int_img_inp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(20),
      O => int_img_inp_reg04_out(22)
    );
\int_img_inp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(21),
      O => int_img_inp_reg04_out(23)
    );
\int_img_inp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(22),
      O => int_img_inp_reg04_out(24)
    );
\int_img_inp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(23),
      O => int_img_inp_reg04_out(25)
    );
\int_img_inp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(24),
      O => int_img_inp_reg04_out(26)
    );
\int_img_inp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(25),
      O => int_img_inp_reg04_out(27)
    );
\int_img_inp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(26),
      O => int_img_inp_reg04_out(28)
    );
\int_img_inp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(27),
      O => int_img_inp_reg04_out(29)
    );
\int_img_inp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(0),
      O => int_img_inp_reg04_out(2)
    );
\int_img_inp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(28),
      O => int_img_inp_reg04_out(30)
    );
\int_img_inp[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_inp[31]_i_1_n_0\
    );
\int_img_inp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(29),
      O => int_img_inp_reg04_out(31)
    );
\int_img_inp[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_r_WVALID,
      O => \int_img_inp[31]_i_3_n_0\
    );
\int_img_inp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(30),
      O => int_img_inp_reg0(0)
    );
\int_img_inp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(31),
      O => int_img_inp_reg0(1)
    );
\int_img_inp[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(32),
      O => int_img_inp_reg0(2)
    );
\int_img_inp[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(33),
      O => int_img_inp_reg0(3)
    );
\int_img_inp[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(34),
      O => int_img_inp_reg0(4)
    );
\int_img_inp[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(35),
      O => int_img_inp_reg0(5)
    );
\int_img_inp[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(36),
      O => int_img_inp_reg0(6)
    );
\int_img_inp[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(37),
      O => int_img_inp_reg0(7)
    );
\int_img_inp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(1),
      O => int_img_inp_reg04_out(3)
    );
\int_img_inp[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(38),
      O => int_img_inp_reg0(8)
    );
\int_img_inp[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(39),
      O => int_img_inp_reg0(9)
    );
\int_img_inp[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(40),
      O => int_img_inp_reg0(10)
    );
\int_img_inp[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(41),
      O => int_img_inp_reg0(11)
    );
\int_img_inp[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(42),
      O => int_img_inp_reg0(12)
    );
\int_img_inp[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(43),
      O => int_img_inp_reg0(13)
    );
\int_img_inp[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(44),
      O => int_img_inp_reg0(14)
    );
\int_img_inp[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(45),
      O => int_img_inp_reg0(15)
    );
\int_img_inp[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(46),
      O => int_img_inp_reg0(16)
    );
\int_img_inp[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(47),
      O => int_img_inp_reg0(17)
    );
\int_img_inp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(2),
      O => int_img_inp_reg04_out(4)
    );
\int_img_inp[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(48),
      O => int_img_inp_reg0(18)
    );
\int_img_inp[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(49),
      O => int_img_inp_reg0(19)
    );
\int_img_inp[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(50),
      O => int_img_inp_reg0(20)
    );
\int_img_inp[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(51),
      O => int_img_inp_reg0(21)
    );
\int_img_inp[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(52),
      O => int_img_inp_reg0(22)
    );
\int_img_inp[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_inp\(53),
      O => int_img_inp_reg0(23)
    );
\int_img_inp[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(54),
      O => int_img_inp_reg0(24)
    );
\int_img_inp[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(55),
      O => int_img_inp_reg0(25)
    );
\int_img_inp[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(56),
      O => int_img_inp_reg0(26)
    );
\int_img_inp[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(57),
      O => int_img_inp_reg0(27)
    );
\int_img_inp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(3),
      O => int_img_inp_reg04_out(5)
    );
\int_img_inp[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(58),
      O => int_img_inp_reg0(28)
    );
\int_img_inp[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(59),
      O => int_img_inp_reg0(29)
    );
\int_img_inp[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(60),
      O => int_img_inp_reg0(30)
    );
\int_img_inp[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => p_0_in
    );
\int_img_inp[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_inp\(61),
      O => int_img_inp_reg0(31)
    );
\int_img_inp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(4),
      O => int_img_inp_reg04_out(6)
    );
\int_img_inp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_inp\(5),
      O => int_img_inp_reg04_out(7)
    );
\int_img_inp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(6),
      O => int_img_inp_reg04_out(8)
    );
\int_img_inp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_inp\(7),
      O => int_img_inp_reg04_out(9)
    );
\int_img_inp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(0),
      Q => \int_img_inp_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_img_inp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(10),
      Q => \^img_inp\(8),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(11),
      Q => \^img_inp\(9),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(12),
      Q => \^img_inp\(10),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(13),
      Q => \^img_inp\(11),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(14),
      Q => \^img_inp\(12),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(15),
      Q => \^img_inp\(13),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(16),
      Q => \^img_inp\(14),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(17),
      Q => \^img_inp\(15),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(18),
      Q => \^img_inp\(16),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(19),
      Q => \^img_inp\(17),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(1),
      Q => \int_img_inp_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_img_inp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(20),
      Q => \^img_inp\(18),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(21),
      Q => \^img_inp\(19),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(22),
      Q => \^img_inp\(20),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(23),
      Q => \^img_inp\(21),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(24),
      Q => \^img_inp\(22),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(25),
      Q => \^img_inp\(23),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(26),
      Q => \^img_inp\(24),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(27),
      Q => \^img_inp\(25),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(28),
      Q => \^img_inp\(26),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(29),
      Q => \^img_inp\(27),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(2),
      Q => \^img_inp\(0),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(30),
      Q => \^img_inp\(28),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(31),
      Q => \^img_inp\(29),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(0),
      Q => \^img_inp\(30),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(1),
      Q => \^img_inp\(31),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(2),
      Q => \^img_inp\(32),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(3),
      Q => \^img_inp\(33),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(4),
      Q => \^img_inp\(34),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(5),
      Q => \^img_inp\(35),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(6),
      Q => \^img_inp\(36),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(7),
      Q => \^img_inp\(37),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(3),
      Q => \^img_inp\(1),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(8),
      Q => \^img_inp\(38),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(9),
      Q => \^img_inp\(39),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(10),
      Q => \^img_inp\(40),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(11),
      Q => \^img_inp\(41),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(12),
      Q => \^img_inp\(42),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(13),
      Q => \^img_inp\(43),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(14),
      Q => \^img_inp\(44),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(15),
      Q => \^img_inp\(45),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(16),
      Q => \^img_inp\(46),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(17),
      Q => \^img_inp\(47),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(4),
      Q => \^img_inp\(2),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(18),
      Q => \^img_inp\(48),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(19),
      Q => \^img_inp\(49),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(20),
      Q => \^img_inp\(50),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(21),
      Q => \^img_inp\(51),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(22),
      Q => \^img_inp\(52),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(23),
      Q => \^img_inp\(53),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(24),
      Q => \^img_inp\(54),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(25),
      Q => \^img_inp\(55),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(26),
      Q => \^img_inp\(56),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(27),
      Q => \^img_inp\(57),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(5),
      Q => \^img_inp\(3),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(28),
      Q => \^img_inp\(58),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(29),
      Q => \^img_inp\(59),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(30),
      Q => \^img_inp\(60),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(31),
      Q => \^img_inp\(61),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(6),
      Q => \^img_inp\(4),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(7),
      Q => \^img_inp\(5),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(8),
      Q => \^img_inp\(6),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(9),
      Q => \^img_inp\(7),
      R => ap_rst_n_inv
    );
\int_img_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_img_out_reg_n_0_[0]\,
      O => int_img_out_reg01_out(0)
    );
\int_img_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(8),
      O => int_img_out_reg01_out(10)
    );
\int_img_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(9),
      O => int_img_out_reg01_out(11)
    );
\int_img_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(10),
      O => int_img_out_reg01_out(12)
    );
\int_img_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(11),
      O => int_img_out_reg01_out(13)
    );
\int_img_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(12),
      O => int_img_out_reg01_out(14)
    );
\int_img_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(13),
      O => int_img_out_reg01_out(15)
    );
\int_img_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(14),
      O => int_img_out_reg01_out(16)
    );
\int_img_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(15),
      O => int_img_out_reg01_out(17)
    );
\int_img_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(16),
      O => int_img_out_reg01_out(18)
    );
\int_img_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(17),
      O => int_img_out_reg01_out(19)
    );
\int_img_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_img_out_reg_n_0_[1]\,
      O => int_img_out_reg01_out(1)
    );
\int_img_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(18),
      O => int_img_out_reg01_out(20)
    );
\int_img_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(19),
      O => int_img_out_reg01_out(21)
    );
\int_img_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(20),
      O => int_img_out_reg01_out(22)
    );
\int_img_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(21),
      O => int_img_out_reg01_out(23)
    );
\int_img_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(22),
      O => int_img_out_reg01_out(24)
    );
\int_img_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(23),
      O => int_img_out_reg01_out(25)
    );
\int_img_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(24),
      O => int_img_out_reg01_out(26)
    );
\int_img_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(25),
      O => int_img_out_reg01_out(27)
    );
\int_img_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(26),
      O => int_img_out_reg01_out(28)
    );
\int_img_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(27),
      O => int_img_out_reg01_out(29)
    );
\int_img_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(0),
      O => int_img_out_reg01_out(2)
    );
\int_img_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(28),
      O => int_img_out_reg01_out(30)
    );
\int_img_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_out[31]_i_1_n_0\
    );
\int_img_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(29),
      O => int_img_out_reg01_out(31)
    );
\int_img_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(30),
      O => int_img_out_reg0(0)
    );
\int_img_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(31),
      O => int_img_out_reg0(1)
    );
\int_img_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(32),
      O => int_img_out_reg0(2)
    );
\int_img_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(33),
      O => int_img_out_reg0(3)
    );
\int_img_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(34),
      O => int_img_out_reg0(4)
    );
\int_img_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(35),
      O => int_img_out_reg0(5)
    );
\int_img_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(36),
      O => int_img_out_reg0(6)
    );
\int_img_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(37),
      O => int_img_out_reg0(7)
    );
\int_img_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(1),
      O => int_img_out_reg01_out(3)
    );
\int_img_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(38),
      O => int_img_out_reg0(8)
    );
\int_img_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(39),
      O => int_img_out_reg0(9)
    );
\int_img_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(40),
      O => int_img_out_reg0(10)
    );
\int_img_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(41),
      O => int_img_out_reg0(11)
    );
\int_img_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(42),
      O => int_img_out_reg0(12)
    );
\int_img_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(43),
      O => int_img_out_reg0(13)
    );
\int_img_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(44),
      O => int_img_out_reg0(14)
    );
\int_img_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(45),
      O => int_img_out_reg0(15)
    );
\int_img_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(46),
      O => int_img_out_reg0(16)
    );
\int_img_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(47),
      O => int_img_out_reg0(17)
    );
\int_img_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(2),
      O => int_img_out_reg01_out(4)
    );
\int_img_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(48),
      O => int_img_out_reg0(18)
    );
\int_img_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(49),
      O => int_img_out_reg0(19)
    );
\int_img_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(50),
      O => int_img_out_reg0(20)
    );
\int_img_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(51),
      O => int_img_out_reg0(21)
    );
\int_img_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(52),
      O => int_img_out_reg0(22)
    );
\int_img_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(53),
      O => int_img_out_reg0(23)
    );
\int_img_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(54),
      O => int_img_out_reg0(24)
    );
\int_img_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(55),
      O => int_img_out_reg0(25)
    );
\int_img_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(56),
      O => int_img_out_reg0(26)
    );
\int_img_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(57),
      O => int_img_out_reg0(27)
    );
\int_img_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(3),
      O => int_img_out_reg01_out(5)
    );
\int_img_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(58),
      O => int_img_out_reg0(28)
    );
\int_img_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(59),
      O => int_img_out_reg0(29)
    );
\int_img_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(60),
      O => int_img_out_reg0(30)
    );
\int_img_out[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_out[63]_i_1_n_0\
    );
\int_img_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(61),
      O => int_img_out_reg0(31)
    );
\int_img_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(4),
      O => int_img_out_reg01_out(6)
    );
\int_img_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(5),
      O => int_img_out_reg01_out(7)
    );
\int_img_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(6),
      O => int_img_out_reg01_out(8)
    );
\int_img_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(7),
      O => int_img_out_reg01_out(9)
    );
\int_img_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(0),
      Q => \int_img_out_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_img_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(10),
      Q => \^img_out\(8),
      R => ap_rst_n_inv
    );
\int_img_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(11),
      Q => \^img_out\(9),
      R => ap_rst_n_inv
    );
\int_img_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(12),
      Q => \^img_out\(10),
      R => ap_rst_n_inv
    );
\int_img_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(13),
      Q => \^img_out\(11),
      R => ap_rst_n_inv
    );
\int_img_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(14),
      Q => \^img_out\(12),
      R => ap_rst_n_inv
    );
\int_img_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(15),
      Q => \^img_out\(13),
      R => ap_rst_n_inv
    );
\int_img_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(16),
      Q => \^img_out\(14),
      R => ap_rst_n_inv
    );
\int_img_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(17),
      Q => \^img_out\(15),
      R => ap_rst_n_inv
    );
\int_img_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(18),
      Q => \^img_out\(16),
      R => ap_rst_n_inv
    );
\int_img_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(19),
      Q => \^img_out\(17),
      R => ap_rst_n_inv
    );
\int_img_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(1),
      Q => \int_img_out_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_img_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(20),
      Q => \^img_out\(18),
      R => ap_rst_n_inv
    );
\int_img_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(21),
      Q => \^img_out\(19),
      R => ap_rst_n_inv
    );
\int_img_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(22),
      Q => \^img_out\(20),
      R => ap_rst_n_inv
    );
\int_img_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(23),
      Q => \^img_out\(21),
      R => ap_rst_n_inv
    );
\int_img_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(24),
      Q => \^img_out\(22),
      R => ap_rst_n_inv
    );
\int_img_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(25),
      Q => \^img_out\(23),
      R => ap_rst_n_inv
    );
\int_img_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(26),
      Q => \^img_out\(24),
      R => ap_rst_n_inv
    );
\int_img_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(27),
      Q => \^img_out\(25),
      R => ap_rst_n_inv
    );
\int_img_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(28),
      Q => \^img_out\(26),
      R => ap_rst_n_inv
    );
\int_img_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(29),
      Q => \^img_out\(27),
      R => ap_rst_n_inv
    );
\int_img_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(2),
      Q => \^img_out\(0),
      R => ap_rst_n_inv
    );
\int_img_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(30),
      Q => \^img_out\(28),
      R => ap_rst_n_inv
    );
\int_img_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(31),
      Q => \^img_out\(29),
      R => ap_rst_n_inv
    );
\int_img_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(0),
      Q => \^img_out\(30),
      R => ap_rst_n_inv
    );
\int_img_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(1),
      Q => \^img_out\(31),
      R => ap_rst_n_inv
    );
\int_img_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(2),
      Q => \^img_out\(32),
      R => ap_rst_n_inv
    );
\int_img_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(3),
      Q => \^img_out\(33),
      R => ap_rst_n_inv
    );
\int_img_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(4),
      Q => \^img_out\(34),
      R => ap_rst_n_inv
    );
\int_img_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(5),
      Q => \^img_out\(35),
      R => ap_rst_n_inv
    );
\int_img_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(6),
      Q => \^img_out\(36),
      R => ap_rst_n_inv
    );
\int_img_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(7),
      Q => \^img_out\(37),
      R => ap_rst_n_inv
    );
\int_img_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(3),
      Q => \^img_out\(1),
      R => ap_rst_n_inv
    );
\int_img_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(8),
      Q => \^img_out\(38),
      R => ap_rst_n_inv
    );
\int_img_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(9),
      Q => \^img_out\(39),
      R => ap_rst_n_inv
    );
\int_img_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(10),
      Q => \^img_out\(40),
      R => ap_rst_n_inv
    );
\int_img_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(11),
      Q => \^img_out\(41),
      R => ap_rst_n_inv
    );
\int_img_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(12),
      Q => \^img_out\(42),
      R => ap_rst_n_inv
    );
\int_img_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(13),
      Q => \^img_out\(43),
      R => ap_rst_n_inv
    );
\int_img_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(14),
      Q => \^img_out\(44),
      R => ap_rst_n_inv
    );
\int_img_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(15),
      Q => \^img_out\(45),
      R => ap_rst_n_inv
    );
\int_img_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(16),
      Q => \^img_out\(46),
      R => ap_rst_n_inv
    );
\int_img_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(17),
      Q => \^img_out\(47),
      R => ap_rst_n_inv
    );
\int_img_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(4),
      Q => \^img_out\(2),
      R => ap_rst_n_inv
    );
\int_img_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(18),
      Q => \^img_out\(48),
      R => ap_rst_n_inv
    );
\int_img_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(19),
      Q => \^img_out\(49),
      R => ap_rst_n_inv
    );
\int_img_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(20),
      Q => \^img_out\(50),
      R => ap_rst_n_inv
    );
\int_img_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(21),
      Q => \^img_out\(51),
      R => ap_rst_n_inv
    );
\int_img_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(22),
      Q => \^img_out\(52),
      R => ap_rst_n_inv
    );
\int_img_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(23),
      Q => \^img_out\(53),
      R => ap_rst_n_inv
    );
\int_img_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(24),
      Q => \^img_out\(54),
      R => ap_rst_n_inv
    );
\int_img_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(25),
      Q => \^img_out\(55),
      R => ap_rst_n_inv
    );
\int_img_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(26),
      Q => \^img_out\(56),
      R => ap_rst_n_inv
    );
\int_img_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(27),
      Q => \^img_out\(57),
      R => ap_rst_n_inv
    );
\int_img_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(5),
      Q => \^img_out\(3),
      R => ap_rst_n_inv
    );
\int_img_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(28),
      Q => \^img_out\(58),
      R => ap_rst_n_inv
    );
\int_img_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(29),
      Q => \^img_out\(59),
      R => ap_rst_n_inv
    );
\int_img_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(30),
      Q => \^img_out\(60),
      R => ap_rst_n_inv
    );
\int_img_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(31),
      Q => \^img_out\(61),
      R => ap_rst_n_inv
    );
\int_img_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(6),
      Q => \^img_out\(4),
      R => ap_rst_n_inv
    );
\int_img_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(7),
      Q => \^img_out\(5),
      R => ap_rst_n_inv
    );
\int_img_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(8),
      Q => \^img_out\(6),
      R => ap_rst_n_inv
    );
\int_img_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(9),
      Q => \^img_out\(7),
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(30),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[0]_i_2_n_0\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \int_img_inp_reg_n_0_[0]\,
      I1 => \int_img_out_reg_n_0_[0]\,
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(30),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(40),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[10]_i_2_n_0\,
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(8),
      I1 => \^img_out\(8),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(40),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(41),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[11]_i_2_n_0\,
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(9),
      I1 => \^img_out\(9),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(41),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(42),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[12]_i_2_n_0\,
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(10),
      I1 => \^img_out\(10),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(42),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(43),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[13]_i_2_n_0\,
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(11),
      I1 => \^img_out\(11),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(43),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(44),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[14]_i_2_n_0\,
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(12),
      I1 => \^img_out\(12),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(44),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(45),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[15]_i_2_n_0\,
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(13),
      I1 => \^img_out\(13),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(45),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(46),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[16]_i_2_n_0\,
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(14),
      I1 => \^img_out\(14),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(46),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(47),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[17]_i_2_n_0\,
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(15),
      I1 => \^img_out\(15),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(47),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(48),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[18]_i_2_n_0\,
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(16),
      I1 => \^img_out\(16),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(48),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(49),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[19]_i_2_n_0\,
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(17),
      I1 => \^img_out\(17),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(49),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(31),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[1]_i_2_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \int_img_inp_reg_n_0_[1]\,
      I1 => \int_img_out_reg_n_0_[1]\,
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(31),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(50),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[20]_i_2_n_0\,
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(18),
      I1 => \^img_out\(18),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(50),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(51),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[21]_i_2_n_0\,
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(19),
      I1 => \^img_out\(19),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(51),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(52),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[22]_i_2_n_0\,
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(20),
      I1 => \^img_out\(20),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(52),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(53),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[23]_i_2_n_0\,
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(21),
      I1 => \^img_out\(21),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(53),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(54),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[24]_i_2_n_0\,
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(22),
      I1 => \^img_out\(22),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(54),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(55),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[25]_i_2_n_0\,
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(23),
      I1 => \^img_out\(23),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(55),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(56),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[26]_i_2_n_0\,
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(24),
      I1 => \^img_out\(24),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(56),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(57),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[27]_i_2_n_0\,
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(25),
      I1 => \^img_out\(25),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(57),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(58),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[28]_i_2_n_0\,
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(26),
      I1 => \^img_out\(26),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(58),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(59),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[29]_i_2_n_0\,
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(27),
      I1 => \^img_out\(27),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(59),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(32),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[2]_i_2__0_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(0),
      I1 => \^img_out\(0),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(32),
      O => \rdata[2]_i_2__0_n_0\
    );
\rdata[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(60),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[30]_i_2_n_0\,
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(28),
      I1 => \^img_out\(28),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(60),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(61),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[31]_i_4_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => s_axi_control_r_ARADDR(0),
      I2 => s_axi_control_r_ARADDR(1),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => s_axi_control_r_ARADDR(2),
      O => \rdata[31]_i_3__0_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(29),
      I1 => \^img_out\(29),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(61),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => s_axi_control_r_ARADDR(4),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(33),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[3]_i_2__0_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(1),
      I1 => \^img_out\(1),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(33),
      O => \rdata[3]_i_2__0_n_0\
    );
\rdata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(34),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[4]_i_2__0_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(2),
      I1 => \^img_out\(2),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(34),
      O => \rdata[4]_i_2__0_n_0\
    );
\rdata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(35),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[5]_i_2__0_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(3),
      I1 => \^img_out\(3),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(35),
      O => \rdata[5]_i_2__0_n_0\
    );
\rdata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(36),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[6]_i_2__0_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(4),
      I1 => \^img_out\(4),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(36),
      O => \rdata[6]_i_2__0_n_0\
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(37),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[7]_i_2__0_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(5),
      I1 => \^img_out\(5),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(37),
      O => \rdata[7]_i_2__0_n_0\
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(38),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[8]_i_2_n_0\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(6),
      I1 => \^img_out\(6),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(38),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rdata[31]_i_3__0_n_0\,
      I1 => \^img_out\(39),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \rdata[9]_i_2_n_0\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000FA00C0000A00"
    )
        port map (
      I0 => \^img_inp\(7),
      I1 => \^img_out\(7),
      I2 => s_axi_control_r_ARADDR(2),
      I3 => \rdata[31]_i_5_n_0\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^img_inp\(39),
      O => \rdata[9]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(0),
      Q => s_axi_control_r_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(10),
      Q => s_axi_control_r_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(11),
      Q => s_axi_control_r_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(12),
      Q => s_axi_control_r_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(13),
      Q => s_axi_control_r_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(14),
      Q => s_axi_control_r_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(15),
      Q => s_axi_control_r_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(16),
      Q => s_axi_control_r_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(17),
      Q => s_axi_control_r_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(18),
      Q => s_axi_control_r_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(19),
      Q => s_axi_control_r_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(1),
      Q => s_axi_control_r_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(20),
      Q => s_axi_control_r_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(21),
      Q => s_axi_control_r_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(22),
      Q => s_axi_control_r_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(23),
      Q => s_axi_control_r_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(24),
      Q => s_axi_control_r_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(25),
      Q => s_axi_control_r_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(26),
      Q => s_axi_control_r_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(27),
      Q => s_axi_control_r_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(28),
      Q => s_axi_control_r_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(29),
      Q => s_axi_control_r_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(2),
      Q => s_axi_control_r_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(30),
      Q => s_axi_control_r_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(31),
      Q => s_axi_control_r_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(3),
      Q => s_axi_control_r_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(4),
      Q => s_axi_control_r_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(5),
      Q => s_axi_control_r_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(6),
      Q => s_axi_control_r_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(7),
      Q => s_axi_control_r_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(8),
      Q => s_axi_control_r_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rdata(9),
      Q => s_axi_control_r_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_control_s_axi is
  port (
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0 : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    thresh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxval : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    xfMat2Array_32_0_32_32_1_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_control_s_axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_maxval0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_maxval[7]_i_1_n_0\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal int_thresh0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_thresh[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_thresh[7]_i_3_n_0\ : STD_LOGIC;
  signal \^maxval\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^thresh\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair195";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_maxval[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_maxval[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_maxval[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_maxval[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_maxval[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_maxval[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_maxval[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_maxval[7]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_thresh[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_thresh[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_thresh[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_thresh[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_thresh[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_thresh[5]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_thresh[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rdata[0]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair236";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  maxval(7 downto 0) <= \^maxval\(7 downto 0);
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  thresh(7 downto 0) <= \^thresh\(7 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => int_ap_done_i_2_n_0,
      I4 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => start_once_reg_reg,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      I4 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      O => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_rows[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_maxval[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(0),
      O => int_maxval0(0)
    );
\int_maxval[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(1),
      O => int_maxval0(1)
    );
\int_maxval[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(2),
      O => int_maxval0(2)
    );
\int_maxval[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(3),
      O => int_maxval0(3)
    );
\int_maxval[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(4),
      O => int_maxval0(4)
    );
\int_maxval[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(5),
      O => int_maxval0(5)
    );
\int_maxval[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(6),
      O => int_maxval0(6)
    );
\int_maxval[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_thresh[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_maxval[7]_i_1_n_0\
    );
\int_maxval[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(7),
      O => int_maxval0(7)
    );
\int_maxval_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(0),
      Q => \^maxval\(0),
      R => ap_rst_n_inv
    );
\int_maxval_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(1),
      Q => \^maxval\(1),
      R => ap_rst_n_inv
    );
\int_maxval_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(2),
      Q => \^maxval\(2),
      R => ap_rst_n_inv
    );
\int_maxval_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(3),
      Q => \^maxval\(3),
      R => ap_rst_n_inv
    );
\int_maxval_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(4),
      Q => \^maxval\(4),
      R => ap_rst_n_inv
    );
\int_maxval_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(5),
      Q => \^maxval\(5),
      R => ap_rst_n_inv
    );
\int_maxval_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(6),
      Q => \^maxval\(6),
      R => ap_rst_n_inv
    );
\int_maxval_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(7),
      Q => \^maxval\(7),
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_rows[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_rows[31]_i_1_n_0\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
\int_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(0),
      O => int_thresh0(0)
    );
\int_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(1),
      O => int_thresh0(1)
    );
\int_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(2),
      O => int_thresh0(2)
    );
\int_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(3),
      O => int_thresh0(3)
    );
\int_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(4),
      O => int_thresh0(4)
    );
\int_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(5),
      O => int_thresh0(5)
    );
\int_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(6),
      O => int_thresh0(6)
    );
\int_thresh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_thresh[7]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \int_thresh[7]_i_1_n_0\
    );
\int_thresh[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(7),
      O => int_thresh0(7)
    );
\int_thresh[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_thresh[7]_i_3_n_0\
    );
\int_thresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(0),
      Q => \^thresh\(0),
      R => ap_rst_n_inv
    );
\int_thresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(1),
      Q => \^thresh\(1),
      R => ap_rst_n_inv
    );
\int_thresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(2),
      Q => \^thresh\(2),
      R => ap_rst_n_inv
    );
\int_thresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(3),
      Q => \^thresh\(3),
      R => ap_rst_n_inv
    );
\int_thresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(4),
      Q => \^thresh\(4),
      R => ap_rst_n_inv
    );
\int_thresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(5),
      Q => \^thresh\(5),
      R => ap_rst_n_inv
    );
\int_thresh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(6),
      Q => \^thresh\(6),
      R => ap_rst_n_inv
    );
\int_thresh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(7),
      Q => \^thresh\(7),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_1_in,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      O => \rdata[0]_i_1__0_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => int_gie_reg_n_0,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(10),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(11),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(12),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(13),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(14),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(15),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(16),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(17),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(18),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(19),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \rdata_reg[1]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => p_1_in,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[1]_i_3_n_0\,
      I5 => \rdata[1]_i_4_n_0\,
      O => \rdata[1]_i_1__0_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(1),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_0_in,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(20),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(21),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(22),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(23),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(24),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(25),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(26),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(27),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(28),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(29),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[2]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(2),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(30),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_1__0_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(31),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[3]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[3]_i_3_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[4]_i_2_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(4),
      I1 => \^cols\(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(4),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[5]_i_2_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(5),
      I1 => \^cols\(5),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[6]_i_2_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(6),
      I1 => \^cols\(6),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(6),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[7]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[7]_i_3_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(7),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(8),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(9),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(9),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1__0_n_0\,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1__0_n_0\,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \rdata[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1__0_n_0\
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F000000000"
    )
        port map (
      I0 => start_once_reg_reg,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      I4 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      I5 => start_once_reg_reg_0,
      O => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][10]_0\(0)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][10]_0\(10)
    );
\SRL_SIG[0][1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][10]_0\(1)
    );
\SRL_SIG[0][2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][10]_0\(2)
    );
\SRL_SIG[0][3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][10]_0\(3)
    );
\SRL_SIG[0][4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][10]_0\(4)
    );
\SRL_SIG[0][5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][10]_0\(5)
    );
\SRL_SIG[0][6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][10]_0\(6)
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][10]_0\(7)
    );
\SRL_SIG[0][8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][10]_0\(8)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \SRL_SIG_reg[0][10]_1\(1),
      I2 => \SRL_SIG_reg[0][10]_1\(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][10]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => Q(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
p_reg_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => A(10)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => A(9)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => A(8)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => A(7)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => A(6)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => A(5)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => A(4)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => A(3)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => A(2)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => A(1)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11 is
  port (
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    B : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11 : entity is "threshold_accel_fifo_w11_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][10]_0\(0)
    );
\SRL_SIG[0][10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][10]_0\(10)
    );
\SRL_SIG[0][1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][10]_0\(1)
    );
\SRL_SIG[0][2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][10]_0\(2)
    );
\SRL_SIG[0][3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][10]_0\(3)
    );
\SRL_SIG[0][4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][10]_0\(4)
    );
\SRL_SIG[0][5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][10]_0\(5)
    );
\SRL_SIG[0][6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][10]_0\(6)
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][10]_0\(7)
    );
\SRL_SIG[0][8]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][10]_0\(8)
    );
\SRL_SIG[0][9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][10]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_1\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => B(10)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => B(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => B(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => B(9)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => B(8)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => B(7)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => B(6)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => B(5)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => B(4)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => B(3)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => p_reg_reg(1),
      I2 => p_reg_reg(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => B(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \in\(0)
    );
\SRL_SIG_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \in\(10)
    );
\SRL_SIG_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \in\(11)
    );
\SRL_SIG_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \in\(12)
    );
\SRL_SIG_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \in\(13)
    );
\SRL_SIG_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \in\(14)
    );
\SRL_SIG_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \in\(15)
    );
\SRL_SIG_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \in\(16)
    );
\SRL_SIG_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \in\(17)
    );
\SRL_SIG_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \in\(18)
    );
\SRL_SIG_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \in\(19)
    );
\SRL_SIG_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \in\(1)
    );
\SRL_SIG_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \in\(20)
    );
\SRL_SIG_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \in\(21)
    );
\SRL_SIG_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \in\(22)
    );
\SRL_SIG_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \in\(23)
    );
\SRL_SIG_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \in\(24)
    );
\SRL_SIG_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \in\(25)
    );
\SRL_SIG_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \in\(26)
    );
\SRL_SIG_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \in\(27)
    );
\SRL_SIG_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \in\(28)
    );
\SRL_SIG_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \in\(29)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \in\(2)
    );
\SRL_SIG_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \in\(30)
    );
\SRL_SIG_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \in\(31)
    );
\SRL_SIG_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \in\(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \in\(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \in\(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \in\(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \in\(7)
    );
\SRL_SIG_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \in\(8)
    );
\SRL_SIG_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \in\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28 : entity is "threshold_accel_fifo_w32_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => D(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => D(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => D(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => D(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => D(19)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => D(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => D(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => D(22)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => D(23)
    );
\SRL_SIG[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => D(24)
    );
\SRL_SIG[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => D(25)
    );
\SRL_SIG[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => D(26)
    );
\SRL_SIG[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => D(27)
    );
\SRL_SIG[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => D(28)
    );
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => D(29)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\SRL_SIG[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => D(30)
    );
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => D(31)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_8_reg_914_reg[0]\ : in STD_LOGIC;
    \tmp_8_reg_914_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29 : entity is "threshold_accel_fifo_w32_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\p_Val2_s_fu_98[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => D(10)
    );
\p_Val2_s_fu_98[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => D(11)
    );
\p_Val2_s_fu_98[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => D(12)
    );
\p_Val2_s_fu_98[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => D(13)
    );
\p_Val2_s_fu_98[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => D(14)
    );
\p_Val2_s_fu_98[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => D(15)
    );
\p_Val2_s_fu_98[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => D(16)
    );
\p_Val2_s_fu_98[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => D(17)
    );
\p_Val2_s_fu_98[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => D(18)
    );
\p_Val2_s_fu_98[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => D(19)
    );
\p_Val2_s_fu_98[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => D(20)
    );
\p_Val2_s_fu_98[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => D(21)
    );
\p_Val2_s_fu_98[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => D(22)
    );
\p_Val2_s_fu_98[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => D(23)
    );
\p_Val2_s_fu_98[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => D(24)
    );
\p_Val2_s_fu_98[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => D(25)
    );
\p_Val2_s_fu_98[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => D(26)
    );
\p_Val2_s_fu_98[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => D(27)
    );
\p_Val2_s_fu_98[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => D(28)
    );
\p_Val2_s_fu_98[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => D(29)
    );
\p_Val2_s_fu_98[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => D(30)
    );
\p_Val2_s_fu_98[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => D(31)
    );
\p_Val2_s_fu_98[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => D(8)
    );
\p_Val2_s_fu_98[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => D(9)
    );
\tmp_8_reg_914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\tmp_8_reg_914[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\tmp_8_reg_914[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\tmp_8_reg_914[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\tmp_8_reg_914[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\tmp_8_reg_914[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\tmp_8_reg_914[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\tmp_8_reg_914[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \tmp_8_reg_914_reg[0]\,
      I2 => \tmp_8_reg_914_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30 : entity is "threshold_accel_fifo_w32_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \in\(0)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \in\(10)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \in\(11)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \in\(12)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \in\(13)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \in\(14)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \in\(15)
    );
\SRL_SIG_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \in\(16)
    );
\SRL_SIG_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \in\(17)
    );
\SRL_SIG_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \in\(18)
    );
\SRL_SIG_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \in\(19)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \in\(1)
    );
\SRL_SIG_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \in\(20)
    );
\SRL_SIG_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \in\(21)
    );
\SRL_SIG_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \in\(22)
    );
\SRL_SIG_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \in\(23)
    );
\SRL_SIG_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \in\(24)
    );
\SRL_SIG_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \in\(25)
    );
\SRL_SIG_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \in\(26)
    );
\SRL_SIG_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \in\(27)
    );
\SRL_SIG_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \in\(28)
    );
\SRL_SIG_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \in\(29)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \in\(2)
    );
\SRL_SIG_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \in\(30)
    );
\SRL_SIG_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \in\(31)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \in\(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \in\(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \in\(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \in\(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \in\(7)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \in\(8)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \in\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31 is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols_c3_empty_n : in STD_LOGIC;
    din_c_full_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    rows_c2_empty_n : in STD_LOGIC;
    din_c1_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31 : entity is "threshold_accel_fifo_w32_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => D(15)
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => D(16)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => D(17)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => D(18)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => D(19)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => D(20)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => D(21)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => D(22)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => D(23)
    );
\SRL_SIG[0][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => D(24)
    );
\SRL_SIG[0][25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => D(25)
    );
\SRL_SIG[0][26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => D(26)
    );
\SRL_SIG[0][27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => D(27)
    );
\SRL_SIG[0][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => D(28)
    );
\SRL_SIG[0][29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => D(29)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\SRL_SIG[0][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => D(30)
    );
\SRL_SIG[0][31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => D(31)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\SRL_SIG_reg[3][2]_srl4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cols_c3_empty_n,
      I1 => din_c_full_n,
      I2 => cols_c_full_n,
      I3 => rows_c_full_n,
      I4 => rows_c2_empty_n,
      I5 => din_c1_empty_n,
      O => internal_empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\SRL_SIG[0][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\SRL_SIG[0][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\SRL_SIG[0][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\SRL_SIG[0][16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\SRL_SIG[0][17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\SRL_SIG[0][18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\SRL_SIG[0][19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\SRL_SIG[0][20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
\SRL_SIG[0][21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\SRL_SIG[0][22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\SRL_SIG[0][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\SRL_SIG[0][25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\SRL_SIG[0][26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\SRL_SIG[0][27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\SRL_SIG[0][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\SRL_SIG[0][29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\SRL_SIG[0][30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\SRL_SIG[0][31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(9),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(10),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(11),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(12),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(13),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(14),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(15),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(16),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(17),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(18),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(19),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(20),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_reg_182_reg[0]\ : in STD_LOGIC;
    \tmp_reg_182_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10 : entity is "threshold_accel_fifo_w32_d2_S_x0_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\tmp_reg_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\tmp_reg_182[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\tmp_reg_182[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\tmp_reg_182[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\tmp_reg_182[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\tmp_reg_182[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\tmp_reg_182[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\tmp_reg_182[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\tmp_reg_182[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\tmp_reg_182[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\tmp_reg_182[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\tmp_reg_182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\tmp_reg_182[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\tmp_reg_182[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\tmp_reg_182[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\tmp_reg_182[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\tmp_reg_182[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\tmp_reg_182[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\tmp_reg_182[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\tmp_reg_182[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\tmp_reg_182[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\tmp_reg_182[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\tmp_reg_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\tmp_reg_182[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\tmp_reg_182[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\tmp_reg_182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\tmp_reg_182[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\tmp_reg_182[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\tmp_reg_182[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\tmp_reg_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\tmp_reg_182[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\tmp_reg_182[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \tmp_reg_182_reg[0]\,
      I2 => \tmp_reg_182_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12 : entity is "threshold_accel_fifo_w32_d2_S_x0_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12 is
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\SRL_SIG[0][12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\SRL_SIG[0][13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\SRL_SIG[0][14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\SRL_SIG[0][16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\SRL_SIG[0][17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\SRL_SIG[0][18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\SRL_SIG[0][19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\SRL_SIG[0][20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
\SRL_SIG[0][21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\SRL_SIG[0][22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\SRL_SIG[0][23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\SRL_SIG[0][24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\SRL_SIG[0][25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\SRL_SIG[0][26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\SRL_SIG[0][27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\SRL_SIG[0][28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\SRL_SIG[0][29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\SRL_SIG[0][30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\SRL_SIG[0][31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(9),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(10),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(11),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(12),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(13),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(14),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(15),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(16),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(17),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(18),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(19),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][31]_1\(20),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => in_mat_rows_c_empty_n,
      I1 => in_mat_cols_c_empty_n,
      I2 => Q(0),
      I3 => ap_start,
      I4 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      O => internal_empty_n_reg
    );
\dstMat_rows_read_reg_101[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(0)
    );
\dstMat_rows_read_reg_101[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(10)
    );
\dstMat_rows_read_reg_101[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(11)
    );
\dstMat_rows_read_reg_101[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(12)
    );
\dstMat_rows_read_reg_101[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(13)
    );
\dstMat_rows_read_reg_101[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(14)
    );
\dstMat_rows_read_reg_101[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(15)
    );
\dstMat_rows_read_reg_101[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(16)
    );
\dstMat_rows_read_reg_101[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(17)
    );
\dstMat_rows_read_reg_101[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(18)
    );
\dstMat_rows_read_reg_101[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(19)
    );
\dstMat_rows_read_reg_101[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(1)
    );
\dstMat_rows_read_reg_101[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(20)
    );
\dstMat_rows_read_reg_101[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(21)
    );
\dstMat_rows_read_reg_101[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(22)
    );
\dstMat_rows_read_reg_101[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(23)
    );
\dstMat_rows_read_reg_101[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(24)
    );
\dstMat_rows_read_reg_101[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(25)
    );
\dstMat_rows_read_reg_101[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(26)
    );
\dstMat_rows_read_reg_101[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(27)
    );
\dstMat_rows_read_reg_101[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(28)
    );
\dstMat_rows_read_reg_101[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(29)
    );
\dstMat_rows_read_reg_101[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(2)
    );
\dstMat_rows_read_reg_101[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(30)
    );
\dstMat_rows_read_reg_101[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(31)
    );
\dstMat_rows_read_reg_101[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(3)
    );
\dstMat_rows_read_reg_101[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(4)
    );
\dstMat_rows_read_reg_101[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(5)
    );
\dstMat_rows_read_reg_101[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(6)
    );
\dstMat_rows_read_reg_101[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(7)
    );
\dstMat_rows_read_reg_101[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(8)
    );
\dstMat_rows_read_reg_101[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \height_reg_182_reg[0]\ : in STD_LOGIC;
    \height_reg_182_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18 : entity is "threshold_accel_fifo_w32_d2_S_x1_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\height_reg_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_182[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_182[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_182[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\height_reg_182[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\height_reg_182[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\height_reg_182[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\height_reg_182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_182[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_182[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_182[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_182[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_182[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20 is
  port (
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20 : entity is "threshold_accel_fifo_w32_d2_S_x1_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\dstMat_cols_read_reg_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(0)
    );
\dstMat_cols_read_reg_106[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(10)
    );
\dstMat_cols_read_reg_106[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(11)
    );
\dstMat_cols_read_reg_106[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(12)
    );
\dstMat_cols_read_reg_106[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(13)
    );
\dstMat_cols_read_reg_106[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(14)
    );
\dstMat_cols_read_reg_106[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(15)
    );
\dstMat_cols_read_reg_106[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(16)
    );
\dstMat_cols_read_reg_106[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(17)
    );
\dstMat_cols_read_reg_106[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(18)
    );
\dstMat_cols_read_reg_106[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(19)
    );
\dstMat_cols_read_reg_106[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(1)
    );
\dstMat_cols_read_reg_106[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(20)
    );
\dstMat_cols_read_reg_106[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(21)
    );
\dstMat_cols_read_reg_106[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(22)
    );
\dstMat_cols_read_reg_106[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(23)
    );
\dstMat_cols_read_reg_106[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(24)
    );
\dstMat_cols_read_reg_106[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(25)
    );
\dstMat_cols_read_reg_106[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(26)
    );
\dstMat_cols_read_reg_106[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(27)
    );
\dstMat_cols_read_reg_106[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(28)
    );
\dstMat_cols_read_reg_106[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(29)
    );
\dstMat_cols_read_reg_106[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(2)
    );
\dstMat_cols_read_reg_106[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(30)
    );
\dstMat_cols_read_reg_106[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(31)
    );
\dstMat_cols_read_reg_106[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(3)
    );
\dstMat_cols_read_reg_106[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(4)
    );
\dstMat_cols_read_reg_106[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(5)
    );
\dstMat_cols_read_reg_106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(6)
    );
\dstMat_cols_read_reg_106[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(7)
    );
\dstMat_cols_read_reg_106[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(8)
    );
\dstMat_cols_read_reg_106[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21 is
  port (
    internal_full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_cols_c10_full_n : in STD_LOGIC;
    in_mat_rows_c9_full_n : in STD_LOGIC;
    img_inp_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \width_reg_177_reg[0]\ : in STD_LOGIC;
    \width_reg_177_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21 : entity is "threshold_accel_fifo_w32_d2_S_x1_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
  internal_full_n_reg <= \^internal_full_n_reg\;
\SRL_SIG[0][15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_mat_cols_c10_full_n,
      I1 => \^internal_full_n_reg\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => in_mat_cols_c10_full_n,
      I1 => in_mat_rows_c9_full_n,
      I2 => img_inp_c_empty_n,
      I3 => \SRL_SIG_reg[1][0]_0\,
      O => \^internal_full_n_reg\
    );
\width_reg_177[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(0)
    );
\width_reg_177[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(10)
    );
\width_reg_177[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(11)
    );
\width_reg_177[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(12)
    );
\width_reg_177[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(13)
    );
\width_reg_177[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(14)
    );
\width_reg_177[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(15)
    );
\width_reg_177[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(1)
    );
\width_reg_177[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(2)
    );
\width_reg_177[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(3)
    );
\width_reg_177[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(4)
    );
\width_reg_177[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(5)
    );
\width_reg_177[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(6)
    );
\width_reg_177[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(7)
    );
\width_reg_177[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(8)
    );
\width_reg_177[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg is
  port (
    A : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_1\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
buff1_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => A(16)
    );
buff1_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => A(15)
    );
buff1_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => A(14)
    );
buff1_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => A(13)
    );
buff1_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => A(12)
    );
buff1_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => A(11)
    );
buff1_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => A(10)
    );
buff1_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => A(9)
    );
buff1_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => A(8)
    );
buff1_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => A(7)
    );
buff1_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => A(6)
    );
buff1_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => A(5)
    );
buff1_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => A(4)
    );
buff1_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => A(3)
    );
buff1_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => A(2)
    );
buff1_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => A(1)
    );
buff1_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => A(0)
    );
\rows_read_reg_366[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\rows_read_reg_366[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\rows_read_reg_366[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\rows_read_reg_366[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\rows_read_reg_366[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\rows_read_reg_366[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\rows_read_reg_366[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\rows_read_reg_366[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\rows_read_reg_366[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\rows_read_reg_366[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
\rows_read_reg_366[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\rows_read_reg_366[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\rows_read_reg_366[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\rows_read_reg_366[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\rows_read_reg_366[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15 : entity is "threshold_accel_fifo_w32_d2_S_x_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
buff1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => D(16)
    );
buff1_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
buff1_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
buff1_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
buff1_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
buff1_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
buff1_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
buff1_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
buff1_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
buff1_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => D(15)
    );
buff1_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => D(14)
    );
buff1_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => D(13)
    );
buff1_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => D(12)
    );
buff1_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => D(11)
    );
buff1_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => D(10)
    );
buff1_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => D(9)
    );
buff1_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => D(8)
    );
\cols_bound_per_npc_read_reg_371[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => D(17)
    );
\cols_bound_per_npc_read_reg_371[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => D(18)
    );
\cols_bound_per_npc_read_reg_371[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => D(19)
    );
\cols_bound_per_npc_read_reg_371[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => D(20)
    );
\cols_bound_per_npc_read_reg_371[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => D(21)
    );
\cols_bound_per_npc_read_reg_371[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => D(22)
    );
\cols_bound_per_npc_read_reg_371[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => D(23)
    );
\cols_bound_per_npc_read_reg_371[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => D(24)
    );
\cols_bound_per_npc_read_reg_371[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => D(25)
    );
\cols_bound_per_npc_read_reg_371[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => D(26)
    );
\cols_bound_per_npc_read_reg_371[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => D(27)
    );
\cols_bound_per_npc_read_reg_371[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => D(28)
    );
\cols_bound_per_npc_read_reg_371[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => D(29)
    );
\cols_bound_per_npc_read_reg_371[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => D(30)
    );
\cols_bound_per_npc_read_reg_371[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => D(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32 : entity is "threshold_accel_fifo_w32_d4_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \srcMat_rows_read_reg_79_reg[0]\ : in STD_LOGIC;
    \srcMat_rows_read_reg_79_reg[0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \srcMat_rows_read_reg_79_reg[0]\,
      I1 => \srcMat_rows_read_reg_79_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \srcMat_cols_read_reg_84_reg[0]\ : in STD_LOGIC;
    \srcMat_cols_read_reg_84_reg[0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16 : entity is "threshold_accel_fifo_w32_d4_S_x_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \srcMat_cols_read_reg_84_reg[0]\,
      I1 => \srcMat_cols_read_reg_84_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    p_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][3]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \last_blk_width_read_reg_388_reg[3]\ : in STD_LOGIC;
    \last_blk_width_read_reg_388_reg[3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg is
  signal \SRL_SIG[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \^srl_sig_reg[0][3]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][3]_0\ <= \^srl_sig_reg[0][3]_0\;
\SRL_SIG[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^srl_sig_reg[0][3]_0\,
      I1 => \SRL_SIG_reg[1][3]_0\,
      I2 => E(0),
      I3 => ap_done_reg,
      I4 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG[1][3]_i_1_n_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][3]_1\,
      Q => \^srl_sig_reg[0][3]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][3]_i_1_n_0\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\last_blk_width_read_reg_388[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0][3]_0\,
      I1 => \last_blk_width_read_reg_388_reg[3]\,
      I2 => \last_blk_width_read_reg_388_reg[3]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => p_channel_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg is
  port (
    last_blk_width_c_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \last_blk_width_read_reg_746_reg[3]\ : in STD_LOGIC;
    \last_blk_width_read_reg_746_reg[3]_0\ : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    \last_blk_width_read_reg_746_reg[3]_1\ : in STD_LOGIC;
    start_for_AxiStream2MatStream_U0_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_threshold_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_threshold_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5][3]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][3]_srl6_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][3]_srl6_i_4\ : label is "soft_lutpair111";
begin
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => \^shiftreg_ce_0\,
      CLK => ap_clk,
      D => '1',
      Q => last_blk_width_c_dout(0)
    );
\SRL_SIG_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => \last_blk_width_read_reg_746_reg[3]\,
      I1 => \last_blk_width_read_reg_746_reg[3]_0\,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => \last_blk_width_read_reg_746_reg[3]_1\,
      I4 => start_for_AxiStream2MatStream_U0_full_n,
      O => \^shiftreg_ce_0\
    );
\SRL_SIG_reg[5][3]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[5][3]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[5][3]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 2 );
begin
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(32),
      R => '0'
    );
\SRL_SIG_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(33),
      R => '0'
    );
\SRL_SIG_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(32),
      Q => \SRL_SIG_reg[0]_0\(34),
      R => '0'
    );
\SRL_SIG_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(33),
      Q => \SRL_SIG_reg[0]_0\(35),
      R => '0'
    );
\SRL_SIG_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(34),
      Q => \SRL_SIG_reg[0]_0\(36),
      R => '0'
    );
\SRL_SIG_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(35),
      Q => \SRL_SIG_reg[0]_0\(37),
      R => '0'
    );
\SRL_SIG_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(36),
      Q => \SRL_SIG_reg[0]_0\(38),
      R => '0'
    );
\SRL_SIG_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(37),
      Q => \SRL_SIG_reg[0]_0\(39),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(38),
      Q => \SRL_SIG_reg[0]_0\(40),
      R => '0'
    );
\SRL_SIG_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(39),
      Q => \SRL_SIG_reg[0]_0\(41),
      R => '0'
    );
\SRL_SIG_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(40),
      Q => \SRL_SIG_reg[0]_0\(42),
      R => '0'
    );
\SRL_SIG_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(41),
      Q => \SRL_SIG_reg[0]_0\(43),
      R => '0'
    );
\SRL_SIG_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(42),
      Q => \SRL_SIG_reg[0]_0\(44),
      R => '0'
    );
\SRL_SIG_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(43),
      Q => \SRL_SIG_reg[0]_0\(45),
      R => '0'
    );
\SRL_SIG_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(44),
      Q => \SRL_SIG_reg[0]_0\(46),
      R => '0'
    );
\SRL_SIG_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(45),
      Q => \SRL_SIG_reg[0]_0\(47),
      R => '0'
    );
\SRL_SIG_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(46),
      Q => \SRL_SIG_reg[0]_0\(48),
      R => '0'
    );
\SRL_SIG_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(47),
      Q => \SRL_SIG_reg[0]_0\(49),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(48),
      Q => \SRL_SIG_reg[0]_0\(50),
      R => '0'
    );
\SRL_SIG_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(49),
      Q => \SRL_SIG_reg[0]_0\(51),
      R => '0'
    );
\SRL_SIG_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(50),
      Q => \SRL_SIG_reg[0]_0\(52),
      R => '0'
    );
\SRL_SIG_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(51),
      Q => \SRL_SIG_reg[0]_0\(53),
      R => '0'
    );
\SRL_SIG_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(52),
      Q => \SRL_SIG_reg[0]_0\(54),
      R => '0'
    );
\SRL_SIG_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(53),
      Q => \SRL_SIG_reg[0]_0\(55),
      R => '0'
    );
\SRL_SIG_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(54),
      Q => \SRL_SIG_reg[0]_0\(56),
      R => '0'
    );
\SRL_SIG_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(55),
      Q => \SRL_SIG_reg[0]_0\(57),
      R => '0'
    );
\SRL_SIG_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(56),
      Q => \SRL_SIG_reg[0]_0\(58),
      R => '0'
    );
\SRL_SIG_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(57),
      Q => \SRL_SIG_reg[0]_0\(59),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(58),
      Q => \SRL_SIG_reg[0]_0\(60),
      R => '0'
    );
\SRL_SIG_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(59),
      Q => \SRL_SIG_reg[0]_0\(61),
      R => '0'
    );
\SRL_SIG_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(60),
      Q => \SRL_SIG_reg[0]_0\(62),
      R => '0'
    );
\SRL_SIG_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(61),
      Q => \SRL_SIG_reg[0]_0\(63),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0][63]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(32),
      Q => \SRL_SIG_reg[1]_1\(32),
      R => '0'
    );
\SRL_SIG_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(33),
      Q => \SRL_SIG_reg[1]_1\(33),
      R => '0'
    );
\SRL_SIG_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(34),
      Q => \SRL_SIG_reg[1]_1\(34),
      R => '0'
    );
\SRL_SIG_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(35),
      Q => \SRL_SIG_reg[1]_1\(35),
      R => '0'
    );
\SRL_SIG_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(36),
      Q => \SRL_SIG_reg[1]_1\(36),
      R => '0'
    );
\SRL_SIG_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(37),
      Q => \SRL_SIG_reg[1]_1\(37),
      R => '0'
    );
\SRL_SIG_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(38),
      Q => \SRL_SIG_reg[1]_1\(38),
      R => '0'
    );
\SRL_SIG_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(39),
      Q => \SRL_SIG_reg[1]_1\(39),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(40),
      Q => \SRL_SIG_reg[1]_1\(40),
      R => '0'
    );
\SRL_SIG_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(41),
      Q => \SRL_SIG_reg[1]_1\(41),
      R => '0'
    );
\SRL_SIG_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(42),
      Q => \SRL_SIG_reg[1]_1\(42),
      R => '0'
    );
\SRL_SIG_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(43),
      Q => \SRL_SIG_reg[1]_1\(43),
      R => '0'
    );
\SRL_SIG_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(44),
      Q => \SRL_SIG_reg[1]_1\(44),
      R => '0'
    );
\SRL_SIG_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(45),
      Q => \SRL_SIG_reg[1]_1\(45),
      R => '0'
    );
\SRL_SIG_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(46),
      Q => \SRL_SIG_reg[1]_1\(46),
      R => '0'
    );
\SRL_SIG_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(47),
      Q => \SRL_SIG_reg[1]_1\(47),
      R => '0'
    );
\SRL_SIG_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(48),
      Q => \SRL_SIG_reg[1]_1\(48),
      R => '0'
    );
\SRL_SIG_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(49),
      Q => \SRL_SIG_reg[1]_1\(49),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(50),
      Q => \SRL_SIG_reg[1]_1\(50),
      R => '0'
    );
\SRL_SIG_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(51),
      Q => \SRL_SIG_reg[1]_1\(51),
      R => '0'
    );
\SRL_SIG_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(52),
      Q => \SRL_SIG_reg[1]_1\(52),
      R => '0'
    );
\SRL_SIG_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(53),
      Q => \SRL_SIG_reg[1]_1\(53),
      R => '0'
    );
\SRL_SIG_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(54),
      Q => \SRL_SIG_reg[1]_1\(54),
      R => '0'
    );
\SRL_SIG_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(55),
      Q => \SRL_SIG_reg[1]_1\(55),
      R => '0'
    );
\SRL_SIG_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(56),
      Q => \SRL_SIG_reg[1]_1\(56),
      R => '0'
    );
\SRL_SIG_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(57),
      Q => \SRL_SIG_reg[1]_1\(57),
      R => '0'
    );
\SRL_SIG_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(58),
      Q => \SRL_SIG_reg[1]_1\(58),
      R => '0'
    );
\SRL_SIG_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(59),
      Q => \SRL_SIG_reg[1]_1\(59),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(60),
      Q => \SRL_SIG_reg[1]_1\(60),
      R => '0'
    );
\SRL_SIG_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(61),
      Q => \SRL_SIG_reg[1]_1\(61),
      R => '0'
    );
\SRL_SIG_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(62),
      Q => \SRL_SIG_reg[1]_1\(62),
      R => '0'
    );
\SRL_SIG_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(63),
      Q => \SRL_SIG_reg[1]_1\(63),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[3][10]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \in\(8)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \in\(9)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \in\(10)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \in\(11)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \in\(12)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \in\(13)
    );
\SRL_SIG_reg[3][16]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => \in\(14)
    );
\SRL_SIG_reg[3][17]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => \in\(15)
    );
\SRL_SIG_reg[3][18]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => \in\(16)
    );
\SRL_SIG_reg[3][19]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => \in\(17)
    );
\SRL_SIG_reg[3][20]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => \in\(18)
    );
\SRL_SIG_reg[3][21]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => \in\(19)
    );
\SRL_SIG_reg[3][22]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => \in\(20)
    );
\SRL_SIG_reg[3][23]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => \in\(21)
    );
\SRL_SIG_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => \in\(22)
    );
\SRL_SIG_reg[3][25]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => \in\(23)
    );
\SRL_SIG_reg[3][26]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => \in\(24)
    );
\SRL_SIG_reg[3][27]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => \in\(25)
    );
\SRL_SIG_reg[3][28]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => \in\(26)
    );
\SRL_SIG_reg[3][29]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => \in\(27)
    );
\SRL_SIG_reg[3][2]_srl4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \in\(0)
    );
\SRL_SIG_reg[3][30]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => \in\(28)
    );
\SRL_SIG_reg[3][31]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => \in\(29)
    );
\SRL_SIG_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(32),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(32),
      O => \in\(30)
    );
\SRL_SIG_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(33),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(33),
      O => \in\(31)
    );
\SRL_SIG_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(34),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(34),
      O => \in\(32)
    );
\SRL_SIG_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(35),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(35),
      O => \in\(33)
    );
\SRL_SIG_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(36),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(36),
      O => \in\(34)
    );
\SRL_SIG_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(37),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(37),
      O => \in\(35)
    );
\SRL_SIG_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(38),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(38),
      O => \in\(36)
    );
\SRL_SIG_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(39),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(39),
      O => \in\(37)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \in\(1)
    );
\SRL_SIG_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(40),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(40),
      O => \in\(38)
    );
\SRL_SIG_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(41),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(41),
      O => \in\(39)
    );
\SRL_SIG_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(42),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(42),
      O => \in\(40)
    );
\SRL_SIG_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(43),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(43),
      O => \in\(41)
    );
\SRL_SIG_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(44),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(44),
      O => \in\(42)
    );
\SRL_SIG_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(45),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(45),
      O => \in\(43)
    );
\SRL_SIG_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(46),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(46),
      O => \in\(44)
    );
\SRL_SIG_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(47),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(47),
      O => \in\(45)
    );
\SRL_SIG_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(48),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(48),
      O => \in\(46)
    );
\SRL_SIG_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(49),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(49),
      O => \in\(47)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \in\(2)
    );
\SRL_SIG_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(50),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(50),
      O => \in\(48)
    );
\SRL_SIG_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(51),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(51),
      O => \in\(49)
    );
\SRL_SIG_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(52),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(52),
      O => \in\(50)
    );
\SRL_SIG_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(53),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(53),
      O => \in\(51)
    );
\SRL_SIG_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(54),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(54),
      O => \in\(52)
    );
\SRL_SIG_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(55),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(55),
      O => \in\(53)
    );
\SRL_SIG_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(56),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(56),
      O => \in\(54)
    );
\SRL_SIG_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(57),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(57),
      O => \in\(55)
    );
\SRL_SIG_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(58),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(58),
      O => \in\(56)
    );
\SRL_SIG_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(59),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(59),
      O => \in\(57)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \in\(3)
    );
\SRL_SIG_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(60),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(60),
      O => \in\(58)
    );
\SRL_SIG_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(61),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(61),
      O => \in\(59)
    );
\SRL_SIG_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(62),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(62),
      O => \in\(60)
    );
\SRL_SIG_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(63),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(63),
      O => \in\(61)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \in\(4)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \in\(5)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \in\(6)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \in\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg is
  port (
    \SRL_SIG_reg[1][63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \SRL_SIG_reg[1][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][2]_1\ : in STD_LOGIC;
    \srcPtr_read_reg_96_reg[2]\ : in STD_LOGIC;
    \srcPtr_read_reg_96_reg[2]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][2]_0\,
      I1 => \SRL_SIG_reg[1][2]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(32),
      R => '0'
    );
\SRL_SIG_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(33),
      R => '0'
    );
\SRL_SIG_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(32),
      Q => \SRL_SIG_reg[0]_0\(34),
      R => '0'
    );
\SRL_SIG_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(33),
      Q => \SRL_SIG_reg[0]_0\(35),
      R => '0'
    );
\SRL_SIG_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(34),
      Q => \SRL_SIG_reg[0]_0\(36),
      R => '0'
    );
\SRL_SIG_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(35),
      Q => \SRL_SIG_reg[0]_0\(37),
      R => '0'
    );
\SRL_SIG_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(36),
      Q => \SRL_SIG_reg[0]_0\(38),
      R => '0'
    );
\SRL_SIG_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(37),
      Q => \SRL_SIG_reg[0]_0\(39),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(38),
      Q => \SRL_SIG_reg[0]_0\(40),
      R => '0'
    );
\SRL_SIG_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(39),
      Q => \SRL_SIG_reg[0]_0\(41),
      R => '0'
    );
\SRL_SIG_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(40),
      Q => \SRL_SIG_reg[0]_0\(42),
      R => '0'
    );
\SRL_SIG_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(41),
      Q => \SRL_SIG_reg[0]_0\(43),
      R => '0'
    );
\SRL_SIG_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(42),
      Q => \SRL_SIG_reg[0]_0\(44),
      R => '0'
    );
\SRL_SIG_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(43),
      Q => \SRL_SIG_reg[0]_0\(45),
      R => '0'
    );
\SRL_SIG_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(44),
      Q => \SRL_SIG_reg[0]_0\(46),
      R => '0'
    );
\SRL_SIG_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(45),
      Q => \SRL_SIG_reg[0]_0\(47),
      R => '0'
    );
\SRL_SIG_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(46),
      Q => \SRL_SIG_reg[0]_0\(48),
      R => '0'
    );
\SRL_SIG_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(47),
      Q => \SRL_SIG_reg[0]_0\(49),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(48),
      Q => \SRL_SIG_reg[0]_0\(50),
      R => '0'
    );
\SRL_SIG_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(49),
      Q => \SRL_SIG_reg[0]_0\(51),
      R => '0'
    );
\SRL_SIG_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(50),
      Q => \SRL_SIG_reg[0]_0\(52),
      R => '0'
    );
\SRL_SIG_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(51),
      Q => \SRL_SIG_reg[0]_0\(53),
      R => '0'
    );
\SRL_SIG_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(52),
      Q => \SRL_SIG_reg[0]_0\(54),
      R => '0'
    );
\SRL_SIG_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(53),
      Q => \SRL_SIG_reg[0]_0\(55),
      R => '0'
    );
\SRL_SIG_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(54),
      Q => \SRL_SIG_reg[0]_0\(56),
      R => '0'
    );
\SRL_SIG_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(55),
      Q => \SRL_SIG_reg[0]_0\(57),
      R => '0'
    );
\SRL_SIG_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(56),
      Q => \SRL_SIG_reg[0]_0\(58),
      R => '0'
    );
\SRL_SIG_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(57),
      Q => \SRL_SIG_reg[0]_0\(59),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(58),
      Q => \SRL_SIG_reg[0]_0\(60),
      R => '0'
    );
\SRL_SIG_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(59),
      Q => \SRL_SIG_reg[0]_0\(61),
      R => '0'
    );
\SRL_SIG_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(60),
      Q => \SRL_SIG_reg[0]_0\(62),
      R => '0'
    );
\SRL_SIG_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(61),
      Q => \SRL_SIG_reg[0]_0\(63),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(32),
      Q => \SRL_SIG_reg[1]_1\(32),
      R => '0'
    );
\SRL_SIG_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(33),
      Q => \SRL_SIG_reg[1]_1\(33),
      R => '0'
    );
\SRL_SIG_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(34),
      Q => \SRL_SIG_reg[1]_1\(34),
      R => '0'
    );
\SRL_SIG_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(35),
      Q => \SRL_SIG_reg[1]_1\(35),
      R => '0'
    );
\SRL_SIG_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(36),
      Q => \SRL_SIG_reg[1]_1\(36),
      R => '0'
    );
\SRL_SIG_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(37),
      Q => \SRL_SIG_reg[1]_1\(37),
      R => '0'
    );
\SRL_SIG_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(38),
      Q => \SRL_SIG_reg[1]_1\(38),
      R => '0'
    );
\SRL_SIG_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(39),
      Q => \SRL_SIG_reg[1]_1\(39),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(40),
      Q => \SRL_SIG_reg[1]_1\(40),
      R => '0'
    );
\SRL_SIG_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(41),
      Q => \SRL_SIG_reg[1]_1\(41),
      R => '0'
    );
\SRL_SIG_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(42),
      Q => \SRL_SIG_reg[1]_1\(42),
      R => '0'
    );
\SRL_SIG_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(43),
      Q => \SRL_SIG_reg[1]_1\(43),
      R => '0'
    );
\SRL_SIG_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(44),
      Q => \SRL_SIG_reg[1]_1\(44),
      R => '0'
    );
\SRL_SIG_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(45),
      Q => \SRL_SIG_reg[1]_1\(45),
      R => '0'
    );
\SRL_SIG_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(46),
      Q => \SRL_SIG_reg[1]_1\(46),
      R => '0'
    );
\SRL_SIG_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(47),
      Q => \SRL_SIG_reg[1]_1\(47),
      R => '0'
    );
\SRL_SIG_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(48),
      Q => \SRL_SIG_reg[1]_1\(48),
      R => '0'
    );
\SRL_SIG_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(49),
      Q => \SRL_SIG_reg[1]_1\(49),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(50),
      Q => \SRL_SIG_reg[1]_1\(50),
      R => '0'
    );
\SRL_SIG_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(51),
      Q => \SRL_SIG_reg[1]_1\(51),
      R => '0'
    );
\SRL_SIG_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(52),
      Q => \SRL_SIG_reg[1]_1\(52),
      R => '0'
    );
\SRL_SIG_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(53),
      Q => \SRL_SIG_reg[1]_1\(53),
      R => '0'
    );
\SRL_SIG_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(54),
      Q => \SRL_SIG_reg[1]_1\(54),
      R => '0'
    );
\SRL_SIG_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(55),
      Q => \SRL_SIG_reg[1]_1\(55),
      R => '0'
    );
\SRL_SIG_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(56),
      Q => \SRL_SIG_reg[1]_1\(56),
      R => '0'
    );
\SRL_SIG_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(57),
      Q => \SRL_SIG_reg[1]_1\(57),
      R => '0'
    );
\SRL_SIG_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(58),
      Q => \SRL_SIG_reg[1]_1\(58),
      R => '0'
    );
\SRL_SIG_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(59),
      Q => \SRL_SIG_reg[1]_1\(59),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(60),
      Q => \SRL_SIG_reg[1]_1\(60),
      R => '0'
    );
\SRL_SIG_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(61),
      Q => \SRL_SIG_reg[1]_1\(61),
      R => '0'
    );
\SRL_SIG_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(62),
      Q => \SRL_SIG_reg[1]_1\(62),
      R => '0'
    );
\SRL_SIG_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(63),
      Q => \SRL_SIG_reg[1]_1\(63),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\srcPtr_read_reg_96[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(8)
    );
\srcPtr_read_reg_96[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(9)
    );
\srcPtr_read_reg_96[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(10)
    );
\srcPtr_read_reg_96[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(11)
    );
\srcPtr_read_reg_96[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(12)
    );
\srcPtr_read_reg_96[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(13)
    );
\srcPtr_read_reg_96[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(14)
    );
\srcPtr_read_reg_96[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(15)
    );
\srcPtr_read_reg_96[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(16)
    );
\srcPtr_read_reg_96[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(17)
    );
\srcPtr_read_reg_96[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(18)
    );
\srcPtr_read_reg_96[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(19)
    );
\srcPtr_read_reg_96[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(20)
    );
\srcPtr_read_reg_96[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(21)
    );
\srcPtr_read_reg_96[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(22)
    );
\srcPtr_read_reg_96[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(23)
    );
\srcPtr_read_reg_96[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(24)
    );
\srcPtr_read_reg_96[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(25)
    );
\srcPtr_read_reg_96[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(26)
    );
\srcPtr_read_reg_96[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(27)
    );
\srcPtr_read_reg_96[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(0)
    );
\srcPtr_read_reg_96[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(28)
    );
\srcPtr_read_reg_96[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(29)
    );
\srcPtr_read_reg_96[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(32),
      I1 => \SRL_SIG_reg[0]_0\(32),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(30)
    );
\srcPtr_read_reg_96[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(33),
      I1 => \SRL_SIG_reg[0]_0\(33),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(31)
    );
\srcPtr_read_reg_96[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(34),
      I1 => \SRL_SIG_reg[0]_0\(34),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(32)
    );
\srcPtr_read_reg_96[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(35),
      I1 => \SRL_SIG_reg[0]_0\(35),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(33)
    );
\srcPtr_read_reg_96[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(36),
      I1 => \SRL_SIG_reg[0]_0\(36),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(34)
    );
\srcPtr_read_reg_96[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(37),
      I1 => \SRL_SIG_reg[0]_0\(37),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(35)
    );
\srcPtr_read_reg_96[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(38),
      I1 => \SRL_SIG_reg[0]_0\(38),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(36)
    );
\srcPtr_read_reg_96[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(39),
      I1 => \SRL_SIG_reg[0]_0\(39),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(37)
    );
\srcPtr_read_reg_96[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(1)
    );
\srcPtr_read_reg_96[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(40),
      I1 => \SRL_SIG_reg[0]_0\(40),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(38)
    );
\srcPtr_read_reg_96[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(41),
      I1 => \SRL_SIG_reg[0]_0\(41),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(39)
    );
\srcPtr_read_reg_96[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(42),
      I1 => \SRL_SIG_reg[0]_0\(42),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(40)
    );
\srcPtr_read_reg_96[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(43),
      I1 => \SRL_SIG_reg[0]_0\(43),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(41)
    );
\srcPtr_read_reg_96[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(44),
      I1 => \SRL_SIG_reg[0]_0\(44),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(42)
    );
\srcPtr_read_reg_96[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(45),
      I1 => \SRL_SIG_reg[0]_0\(45),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(43)
    );
\srcPtr_read_reg_96[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(46),
      I1 => \SRL_SIG_reg[0]_0\(46),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(44)
    );
\srcPtr_read_reg_96[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(47),
      I1 => \SRL_SIG_reg[0]_0\(47),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(45)
    );
\srcPtr_read_reg_96[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(48),
      I1 => \SRL_SIG_reg[0]_0\(48),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(46)
    );
\srcPtr_read_reg_96[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(49),
      I1 => \SRL_SIG_reg[0]_0\(49),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(47)
    );
\srcPtr_read_reg_96[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(2)
    );
\srcPtr_read_reg_96[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(50),
      I1 => \SRL_SIG_reg[0]_0\(50),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(48)
    );
\srcPtr_read_reg_96[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(51),
      I1 => \SRL_SIG_reg[0]_0\(51),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(49)
    );
\srcPtr_read_reg_96[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(52),
      I1 => \SRL_SIG_reg[0]_0\(52),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(50)
    );
\srcPtr_read_reg_96[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(53),
      I1 => \SRL_SIG_reg[0]_0\(53),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(51)
    );
\srcPtr_read_reg_96[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(54),
      I1 => \SRL_SIG_reg[0]_0\(54),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(52)
    );
\srcPtr_read_reg_96[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(55),
      I1 => \SRL_SIG_reg[0]_0\(55),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(53)
    );
\srcPtr_read_reg_96[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(56),
      I1 => \SRL_SIG_reg[0]_0\(56),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(54)
    );
\srcPtr_read_reg_96[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(57),
      I1 => \SRL_SIG_reg[0]_0\(57),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(55)
    );
\srcPtr_read_reg_96[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(58),
      I1 => \SRL_SIG_reg[0]_0\(58),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(56)
    );
\srcPtr_read_reg_96[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(59),
      I1 => \SRL_SIG_reg[0]_0\(59),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(57)
    );
\srcPtr_read_reg_96[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(3)
    );
\srcPtr_read_reg_96[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(60),
      I1 => \SRL_SIG_reg[0]_0\(60),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(58)
    );
\srcPtr_read_reg_96[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(61),
      I1 => \SRL_SIG_reg[0]_0\(61),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(59)
    );
\srcPtr_read_reg_96[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(62),
      I1 => \SRL_SIG_reg[0]_0\(62),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(60)
    );
\srcPtr_read_reg_96[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(63),
      I1 => \SRL_SIG_reg[0]_0\(63),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(61)
    );
\srcPtr_read_reg_96[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(4)
    );
\srcPtr_read_reg_96[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(5)
    );
\srcPtr_read_reg_96[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(6)
    );
\srcPtr_read_reg_96[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \srcPtr_read_reg_96_reg[2]\,
      I3 => \srcPtr_read_reg_96_reg[2]_0\,
      O => \SRL_SIG_reg[1][63]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    img_out_c_full_n : in STD_LOGIC;
    \dstPtr_read_reg_74_reg[2]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => img_out_c_full_n,
      I1 => \dstPtr_read_reg_74_reg[2]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][2]_srl4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \gmem2_addr_reg_167_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(9),
      Q => \out\(9)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][2]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \gmem2_addr_reg_167_reg[61]\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_V_reg_428_reg[7]\ : in STD_LOGIC;
    \tmp_V_reg_428_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_V_reg_428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(0)
    );
\tmp_V_reg_428[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(1)
    );
\tmp_V_reg_428[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(2)
    );
\tmp_V_reg_428[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(3)
    );
\tmp_V_reg_428[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(4)
    );
\tmp_V_reg_428[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(5)
    );
\tmp_V_reg_428[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(6)
    );
\tmp_V_reg_428[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_V_reg_428_reg[7]\,
      I3 => \tmp_V_reg_428_reg[0]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19 is
  port (
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_6\ : in STD_LOGIC;
    \icmp_ln886_reg_205[0]_i_6_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19 : entity is "threshold_accel_fifo_w8_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \SRL_SIG_reg[0][7]_0\(7 downto 0) <= \^srl_sig_reg[0][7]_0\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^srl_sig_reg[0][7]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^srl_sig_reg[0][7]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^srl_sig_reg[0][7]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^srl_sig_reg[0][7]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\icmp_ln886_reg_205[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][7]_0\(7),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(3)
    );
\icmp_ln886_reg_205[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][7]_0\(5),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(2)
    );
\icmp_ln886_reg_205[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][7]_0\(3),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(1)
    );
\icmp_ln886_reg_205[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][7]_0\(1),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \thresh_V_reg_167_reg[0]\ : in STD_LOGIC;
    \thresh_V_reg_167_reg[0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair391";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \thresh_V_reg_167_reg[0]\,
      I1 => \thresh_V_reg_167_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \maxval_read_reg_172_reg[0]\ : in STD_LOGIC;
    \maxval_read_reg_172_reg[0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17 : entity is "threshold_accel_fifo_w8_d3_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair384";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \maxval_read_reg_172_reg[0]\,
      I1 => \maxval_read_reg_172_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_3\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_return_preg_reg[8]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
begin
  internal_empty_n_reg <= \^internal_empty_n_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(0),
      O => \SRL_SIG_reg[0][8]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(1),
      O => \SRL_SIG_reg[0][8]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(2),
      O => \SRL_SIG_reg[0][8]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(3),
      O => \SRL_SIG_reg[0][8]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(4),
      O => \SRL_SIG_reg[0][8]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(5),
      O => \SRL_SIG_reg[0][8]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(6),
      O => \SRL_SIG_reg[0][8]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(7),
      O => \SRL_SIG_reg[0][8]_0\(7)
    );
\SRL_SIG[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(8),
      O => \SRL_SIG_reg[0][8]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_return_preg_reg[8]\,
      I1 => ap_done_reg,
      O => \^internal_empty_n_reg\
    );
\ap_return_preg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][8]_2\,
      I2 => \SRL_SIG_reg[0][8]_3\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][8]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    \data_p1_reg[64]\ : in STD_LOGIC;
    \data_p1_reg[64]_0\ : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC;
    \data_p1_reg[72]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    icmp_ln1024_fu_145_p2_carry : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Axi2Mat_Block_split37_proc_U0_ap_continue : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Axi2Mat_Block_split37_proc_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33 : entity is "threshold_accel_fifo_w9_d2_S_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33 is
  signal \^srl_sig_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_6_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][8]_0\(8 downto 0) <= \^srl_sig_reg[0][8]_0\(8 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Axi2Mat_Block_split37_proc_U0_ap_continue,
      I1 => ap_done_reg,
      I2 => Axi2Mat_Block_split37_proc_U0_ap_start,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][8]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000111"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(5),
      I1 => \^srl_sig_reg[0][8]_0\(0),
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => \SRL_SIG_reg_n_0_[1][1]\,
      I5 => \ap_CS_fsm[9]_i_6_n_0\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_CS_fsm[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(6),
      I1 => \^srl_sig_reg[0][8]_0\(4),
      I2 => \^srl_sig_reg[0][8]_0\(2),
      I3 => \^srl_sig_reg[0][8]_0\(3),
      I4 => \^srl_sig_reg[0][8]_0\(7),
      I5 => \^srl_sig_reg[0][8]_0\(8),
      O => \ap_CS_fsm[9]_i_6_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(0),
      O => D(0)
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(1),
      O => D(1)
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(2),
      O => D(2)
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(3),
      O => D(3)
    );
\data_p1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(4),
      O => D(4)
    );
\data_p1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(5),
      O => D(5)
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(6),
      O => D(6)
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(7),
      O => D(7)
    );
\data_p1[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      I4 => \data_p1_reg[72]\,
      I5 => \data_p1_reg[72]_0\(8),
      O => D(8)
    );
\data_p2[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \^srl_sig_reg[0][8]_0\(0)
    );
\data_p2[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \^srl_sig_reg[0][8]_0\(1)
    );
\data_p2[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \^srl_sig_reg[0][8]_0\(2)
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \^srl_sig_reg[0][8]_0\(3)
    );
\data_p2[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \^srl_sig_reg[0][8]_0\(4)
    );
\data_p2[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \^srl_sig_reg[0][8]_0\(5)
    );
\data_p2[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \^srl_sig_reg[0][8]_0\(6)
    );
\data_p2[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \^srl_sig_reg[0][8]_0\(7)
    );
\data_p2[72]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \^srl_sig_reg[0][8]_0\(8)
    );
icmp_ln1024_fu_145_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(1),
      I1 => icmp_ln1024_fu_145_p2_carry(1),
      I2 => icmp_ln1024_fu_145_p2_carry(2),
      I3 => \^srl_sig_reg[0][8]_0\(2),
      I4 => icmp_ln1024_fu_145_p2_carry(0),
      I5 => \^srl_sig_reg[0][8]_0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_2\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_return_preg_reg[8]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
begin
  internal_empty_n_reg <= \^internal_empty_n_reg\;
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      I4 => \^internal_empty_n_reg\,
      I5 => ap_return_preg(8),
      O => D(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_3\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\ap_return_preg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_preg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_preg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_preg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_preg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_preg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_preg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_preg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_preg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_return_preg_reg[8]\,
      I1 => ap_done_reg,
      O => \^internal_empty_n_reg\
    );
\ap_return_preg[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][8]_1\,
      I2 => \SRL_SIG_reg[0][8]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13 is
  port (
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    icmp_ln878_fu_116_p2 : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[72]_0\ : in STD_LOGIC;
    \data_p1_reg[64]\ : in STD_LOGIC;
    \data_p1_reg[64]_0\ : in STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]\ : in STD_LOGIC;
    icmp_ln1402_fu_152_p2_carry : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Mat2Axi_Block_split35_proc_U0_ap_continue : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Mat2Axi_Block_split35_proc_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13 : entity is "threshold_accel_fifo_w9_d2_S_x_shiftReg";
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13 is
  signal \^srl_sig_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][8]_0\(8 downto 0) <= \^srl_sig_reg[0][8]_0\(8 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Mat2Axi_Block_split35_proc_U0_ap_continue,
      I1 => ap_done_reg,
      I2 => Mat2Axi_Block_split35_proc_U0_ap_start,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000111"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(5),
      I1 => \^srl_sig_reg[0][8]_0\(0),
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \icmp_ln878_reg_163_reg[0]\,
      I4 => \SRL_SIG_reg_n_0_[1][1]\,
      I5 => \ap_CS_fsm[7]_i_5_n_0\,
      O => icmp_ln878_fu_116_p2
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(6),
      I1 => \^srl_sig_reg[0][8]_0\(4),
      I2 => \^srl_sig_reg[0][8]_0\(2),
      I3 => \^srl_sig_reg[0][8]_0\(3),
      I4 => \^srl_sig_reg[0][8]_0\(7),
      I5 => \^srl_sig_reg[0][8]_0\(8),
      O => \ap_CS_fsm[7]_i_5_n_0\
    );
\data_p1[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(0),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \data_p2_reg[72]\(0)
    );
\data_p1[65]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(1),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \data_p2_reg[72]\(1)
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(2),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \data_p2_reg[72]\(2)
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(3),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \data_p2_reg[72]\(3)
    );
\data_p1[68]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(4),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \data_p2_reg[72]\(4)
    );
\data_p1[69]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(5),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \data_p2_reg[72]\(5)
    );
\data_p1[70]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(6),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \data_p2_reg[72]\(6)
    );
\data_p1[71]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(7),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \data_p2_reg[72]\(7)
    );
\data_p1[72]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \data_p1_reg[72]\(8),
      I1 => \data_p1_reg[72]_0\,
      I2 => \SRL_SIG_reg_n_0_[0][8]\,
      I3 => \data_p1_reg[64]\,
      I4 => \data_p1_reg[64]_0\,
      I5 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \data_p2_reg[72]\(8)
    );
\data_p2[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \^srl_sig_reg[0][8]_0\(0)
    );
\data_p2[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \^srl_sig_reg[0][8]_0\(1)
    );
\data_p2[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \^srl_sig_reg[0][8]_0\(2)
    );
\data_p2[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \^srl_sig_reg[0][8]_0\(3)
    );
\data_p2[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \^srl_sig_reg[0][8]_0\(4)
    );
\data_p2[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \^srl_sig_reg[0][8]_0\(5)
    );
\data_p2[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \^srl_sig_reg[0][8]_0\(6)
    );
\data_p2[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \^srl_sig_reg[0][8]_0\(7)
    );
\data_p2[72]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \data_p1_reg[64]\,
      I2 => \data_p1_reg[64]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \^srl_sig_reg[0][8]_0\(8)
    );
icmp_ln1402_fu_152_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[0][8]_0\(1),
      I1 => icmp_ln1402_fu_152_p2_carry(1),
      I2 => icmp_ln1402_fu_152_p2_carry(2),
      I3 => \^srl_sig_reg[0][8]_0\(2),
      I4 => icmp_ln1402_fu_152_p2_carry(0),
      I5 => \^srl_sig_reg[0][8]_0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \pout_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_buffer";
end \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal mem_reg_i_10_n_0 : STD_LOGIC;
  signal mem_reg_i_8_n_0 : STD_LOGIC;
  signal mem_reg_i_9_n_0 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair251";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair252";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_0\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_n_i_2_n_0,
      I2 => m_axi_gmem1_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => full_n_i_4_n_0,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => empty_n_i_3_n_0,
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_0\,
      I2 => \full_n_i_3__0_n_0\,
      I3 => full_n_i_4_n_0,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_gmem1_RVALID,
      O => full_n_i_1_n_0
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_0,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_gmem1_RVALID,
      O => \mOutPtr[7]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(5),
      Q => mOutPtr_reg(6),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_0\,
      D => \mOutPtr_reg[7]_0\(6),
      Q => mOutPtr_reg(7),
      R => ap_rst_n_inv
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => mem_reg_i_8_n_0,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_32,
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem1_RVALID,
      WEBWE(2) => m_axi_gmem1_RVALID,
      WEBWE(1) => m_axi_gmem1_RVALID,
      WEBWE(0) => m_axi_gmem1_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => mem_reg_i_9_n_0,
      I3 => raddr(6),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(0),
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_0,
      I5 => raddr(1),
      O => mem_reg_i_10_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => mem_reg_i_10_n_0,
      I4 => raddr(2),
      I5 => raddr(5),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(2),
      I2 => mem_reg_i_10_n_0,
      I3 => raddr(3),
      I4 => raddr(4),
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => full_n_i_4_n_0,
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => full_n_i_4_n_0,
      I3 => raddr(0),
      I4 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => full_n_i_4_n_0,
      I3 => raddr(1),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n_reg_n_0,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      I5 => raddr(0),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_0,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      O => mem_reg_i_8_n_0
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => full_n_i_4_n_0,
      I4 => raddr(0),
      I5 => raddr(2),
      O => mem_reg_i_9_n_0
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \^q\(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => S(0)
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => \pout_reg[0]\,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^dout_buf_reg[34]_0\(32),
      O => empty_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mem_reg_i_8_n_0,
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404000"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_gmem1_RVALID,
      I3 => full_n_i_4_n_0,
      I4 => \^q\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_0\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[72]_0\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    \q_reg[70]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[66]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \end_addr_buf_reg[63]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.arlen_buf[3]_i_3_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[72]_1\ : in STD_LOGIC_VECTOR ( 70 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_0 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][66]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][67]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][68]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][69]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][70]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][71]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][72]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[72]_0\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][68]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][69]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][70]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][71]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][72]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \q_reg[72]_0\(70 downto 0) <= \^q_reg[72]_0\(70 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(68),
      O => \q_reg[70]_0\(3)
    );
\align_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(67),
      O => \q_reg[70]_0\(2)
    );
\align_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(66),
      O => \q_reg[70]_0\(1)
    );
\align_len0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(65),
      O => \q_reg[70]_0\(0)
    );
\align_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(70),
      O => S(1)
    );
\align_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(69),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(64),
      O => \q_reg[66]_0\(2)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(63),
      O => \q_reg[66]_0\(1)
    );
align_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[72]_0\(62),
      O => \q_reg[66]_0\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_0\,
      O => \sect_len_buf_reg[7]\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3_0\(3),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_1\(3),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_1\(4),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3_0\(4),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_1\(5),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3_0\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_0\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3_0\(0),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_1\(0),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3_1\(1),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3_0\(1),
      I4 => \could_multi_bursts.arlen_buf[3]_i_3_1\(2),
      I5 => \could_multi_bursts.arlen_buf[3]_i_3_0\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_0\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \q_reg[0]_0\,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_0,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q_reg[72]_0\(68),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q_reg[72]_0\(65),
      I3 => \^q_reg[72]_0\(62),
      I4 => invalid_len_event_i_2_n_0,
      O => invalid_len_event0
    );
invalid_len_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q_reg[72]_0\(64),
      I1 => \^q_reg[72]_0\(70),
      I2 => \^q_reg[72]_0\(69),
      I3 => \^q_reg[72]_0\(63),
      I4 => \^q_reg[72]_0\(67),
      I5 => \^q_reg[72]_0\(66),
      O => invalid_len_event_i_2_n_0
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3_0\(3),
      I1 => \last_sect_carry__3\(3),
      O => \end_addr_buf_reg[63]\(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(2),
      I2 => \last_sect_carry__3\(0),
      I3 => \last_sect_carry__3_0\(0),
      I4 => \last_sect_carry__3_0\(1),
      I5 => \last_sect_carry__3\(1),
      O => \end_addr_buf_reg[63]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(31),
      Q => \mem_reg[4][31]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(32),
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(33),
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(34),
      Q => \mem_reg[4][34]_srl5_n_0\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(35),
      Q => \mem_reg[4][35]_srl5_n_0\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(36),
      Q => \mem_reg[4][36]_srl5_n_0\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(37),
      Q => \mem_reg[4][37]_srl5_n_0\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(38),
      Q => \mem_reg[4][38]_srl5_n_0\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(39),
      Q => \mem_reg[4][39]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(40),
      Q => \mem_reg[4][40]_srl5_n_0\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(41),
      Q => \mem_reg[4][41]_srl5_n_0\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(42),
      Q => \mem_reg[4][42]_srl5_n_0\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(43),
      Q => \mem_reg[4][43]_srl5_n_0\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(44),
      Q => \mem_reg[4][44]_srl5_n_0\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(45),
      Q => \mem_reg[4][45]_srl5_n_0\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(46),
      Q => \mem_reg[4][46]_srl5_n_0\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(47),
      Q => \mem_reg[4][47]_srl5_n_0\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(48),
      Q => \mem_reg[4][48]_srl5_n_0\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(49),
      Q => \mem_reg[4][49]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(50),
      Q => \mem_reg[4][50]_srl5_n_0\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(51),
      Q => \mem_reg[4][51]_srl5_n_0\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(52),
      Q => \mem_reg[4][52]_srl5_n_0\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(53),
      Q => \mem_reg[4][53]_srl5_n_0\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(54),
      Q => \mem_reg[4][54]_srl5_n_0\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(55),
      Q => \mem_reg[4][55]_srl5_n_0\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(56),
      Q => \mem_reg[4][56]_srl5_n_0\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(57),
      Q => \mem_reg[4][57]_srl5_n_0\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(58),
      Q => \mem_reg[4][58]_srl5_n_0\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(59),
      Q => \mem_reg[4][59]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(60),
      Q => \mem_reg[4][60]_srl5_n_0\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(61),
      Q => \mem_reg[4][61]_srl5_n_0\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(62),
      Q => \mem_reg[4][64]_srl5_n_0\
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(63),
      Q => \mem_reg[4][65]_srl5_n_0\
    );
\mem_reg[4][66]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(64),
      Q => \mem_reg[4][66]_srl5_n_0\
    );
\mem_reg[4][67]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(65),
      Q => \mem_reg[4][67]_srl5_n_0\
    );
\mem_reg[4][68]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(66),
      Q => \mem_reg[4][68]_srl5_n_0\
    );
\mem_reg[4][69]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(67),
      Q => \mem_reg[4][69]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][70]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(68),
      Q => \mem_reg[4][70]_srl5_n_0\
    );
\mem_reg[4][71]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(69),
      Q => \mem_reg[4][71]_srl5_n_0\
    );
\mem_reg[4][72]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(70),
      Q => \mem_reg[4][72]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => push,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q_reg[72]_0\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q_reg[72]_0\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q_reg[72]_0\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q_reg[72]_0\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q_reg[72]_0\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q_reg[72]_0\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q_reg[72]_0\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q_reg[72]_0\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q_reg[72]_0\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q_reg[72]_0\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q_reg[72]_0\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q_reg[72]_0\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q_reg[72]_0\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q_reg[72]_0\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q_reg[72]_0\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q_reg[72]_0\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q_reg[72]_0\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q_reg[72]_0\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q_reg[72]_0\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q_reg[72]_0\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q_reg[72]_0\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q_reg[72]_0\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q_reg[72]_0\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \^q_reg[72]_0\(30),
      R => ap_rst_n_inv
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][31]_srl5_n_0\,
      Q => \^q_reg[72]_0\(31),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q_reg[72]_0\(32),
      R => ap_rst_n_inv
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^q_reg[72]_0\(33),
      R => ap_rst_n_inv
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][34]_srl5_n_0\,
      Q => \^q_reg[72]_0\(34),
      R => ap_rst_n_inv
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][35]_srl5_n_0\,
      Q => \^q_reg[72]_0\(35),
      R => ap_rst_n_inv
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][36]_srl5_n_0\,
      Q => \^q_reg[72]_0\(36),
      R => ap_rst_n_inv
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][37]_srl5_n_0\,
      Q => \^q_reg[72]_0\(37),
      R => ap_rst_n_inv
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][38]_srl5_n_0\,
      Q => \^q_reg[72]_0\(38),
      R => ap_rst_n_inv
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][39]_srl5_n_0\,
      Q => \^q_reg[72]_0\(39),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q_reg[72]_0\(3),
      R => ap_rst_n_inv
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][40]_srl5_n_0\,
      Q => \^q_reg[72]_0\(40),
      R => ap_rst_n_inv
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][41]_srl5_n_0\,
      Q => \^q_reg[72]_0\(41),
      R => ap_rst_n_inv
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][42]_srl5_n_0\,
      Q => \^q_reg[72]_0\(42),
      R => ap_rst_n_inv
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][43]_srl5_n_0\,
      Q => \^q_reg[72]_0\(43),
      R => ap_rst_n_inv
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][44]_srl5_n_0\,
      Q => \^q_reg[72]_0\(44),
      R => ap_rst_n_inv
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][45]_srl5_n_0\,
      Q => \^q_reg[72]_0\(45),
      R => ap_rst_n_inv
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][46]_srl5_n_0\,
      Q => \^q_reg[72]_0\(46),
      R => ap_rst_n_inv
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][47]_srl5_n_0\,
      Q => \^q_reg[72]_0\(47),
      R => ap_rst_n_inv
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][48]_srl5_n_0\,
      Q => \^q_reg[72]_0\(48),
      R => ap_rst_n_inv
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][49]_srl5_n_0\,
      Q => \^q_reg[72]_0\(49),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q_reg[72]_0\(4),
      R => ap_rst_n_inv
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][50]_srl5_n_0\,
      Q => \^q_reg[72]_0\(50),
      R => ap_rst_n_inv
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][51]_srl5_n_0\,
      Q => \^q_reg[72]_0\(51),
      R => ap_rst_n_inv
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][52]_srl5_n_0\,
      Q => \^q_reg[72]_0\(52),
      R => ap_rst_n_inv
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][53]_srl5_n_0\,
      Q => \^q_reg[72]_0\(53),
      R => ap_rst_n_inv
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][54]_srl5_n_0\,
      Q => \^q_reg[72]_0\(54),
      R => ap_rst_n_inv
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][55]_srl5_n_0\,
      Q => \^q_reg[72]_0\(55),
      R => ap_rst_n_inv
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][56]_srl5_n_0\,
      Q => \^q_reg[72]_0\(56),
      R => ap_rst_n_inv
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][57]_srl5_n_0\,
      Q => \^q_reg[72]_0\(57),
      R => ap_rst_n_inv
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][58]_srl5_n_0\,
      Q => \^q_reg[72]_0\(58),
      R => ap_rst_n_inv
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][59]_srl5_n_0\,
      Q => \^q_reg[72]_0\(59),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q_reg[72]_0\(5),
      R => ap_rst_n_inv
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][60]_srl5_n_0\,
      Q => \^q_reg[72]_0\(60),
      R => ap_rst_n_inv
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][61]_srl5_n_0\,
      Q => \^q_reg[72]_0\(61),
      R => ap_rst_n_inv
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][64]_srl5_n_0\,
      Q => \^q_reg[72]_0\(62),
      R => ap_rst_n_inv
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][65]_srl5_n_0\,
      Q => \^q_reg[72]_0\(63),
      R => ap_rst_n_inv
    );
\q_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][66]_srl5_n_0\,
      Q => \^q_reg[72]_0\(64),
      R => ap_rst_n_inv
    );
\q_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][67]_srl5_n_0\,
      Q => \^q_reg[72]_0\(65),
      R => ap_rst_n_inv
    );
\q_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][68]_srl5_n_0\,
      Q => \^q_reg[72]_0\(66),
      R => ap_rst_n_inv
    );
\q_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][69]_srl5_n_0\,
      Q => \^q_reg[72]_0\(67),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q_reg[72]_0\(6),
      R => ap_rst_n_inv
    );
\q_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][70]_srl5_n_0\,
      Q => \^q_reg[72]_0\(68),
      R => ap_rst_n_inv
    );
\q_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][71]_srl5_n_0\,
      Q => \^q_reg[72]_0\(69),
      R => ap_rst_n_inv
    );
\q_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][72]_srl5_n_0\,
      Q => \^q_reg[72]_0\(70),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q_reg[72]_0\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q_reg[72]_0\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q_reg[72]_0\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    next_rreq : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    full_n_reg_3 : out STD_LOGIC;
    full_n_reg_4 : out STD_LOGIC;
    full_n_reg_5 : out STD_LOGIC;
    \start_addr_buf_reg[2]\ : out STD_LOGIC;
    \start_addr_buf_reg[3]\ : out STD_LOGIC;
    \end_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \end_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \beat_len_buf_reg[7]\ : out STD_LOGIC;
    \end_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    full_n_reg_6 : out STD_LOGIC;
    rreq_handling_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_3 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_4 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    \pout_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.arvalid_dummy_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_5_n_0\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair254";
begin
  \could_multi_bursts.ARVALID_Dummy_reg\(0) <= \^could_multi_bursts.arvalid_dummy_reg\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  next_rreq <= \^next_rreq\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_3,
      I1 => CO(0),
      I2 => \empty_n_i_2__2_n_0\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_1(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I5 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => fifo_rctl_ready,
      O => \^could_multi_bursts.arvalid_dummy_reg\(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => full_n_reg_1
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => full_n_reg_2
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => full_n_reg_3
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      O => full_n_reg_4
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => full_n_reg_5
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__2_n_0\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4C44"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => rreq_handling_reg_3,
      O => full_n_reg_6
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^could_multi_bursts.arvalid_dummy_reg\(0),
      I1 => \pout[3]_i_3_n_0\,
      I2 => full_n_i_2_n_0,
      I3 => data_vld_reg_n_0,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_2,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_1(0),
      I5 => data_vld_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_3,
      I1 => CO(0),
      I2 => \empty_n_i_2__2_n_0\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_0
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4C44FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I4 => \could_multi_bursts.arlen_buf_reg[0]\,
      I5 => rreq_handling_reg_3,
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_3,
      I1 => CO(0),
      I2 => \empty_n_i_2__2_n_0\,
      I3 => rreq_handling_reg_4,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_0,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5_n_0\,
      I4 => pout_reg(0),
      I5 => full_n_i_3_n_0,
      O => \full_n_i_1__1_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => empty_n_reg_1(0),
      I2 => rdata_ack_t,
      I3 => empty_n_reg_2,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => full_n_i_2_n_0
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      O => E(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5_n_0\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5_n_0\,
      O => \pout[2]_i_1__0_n_0\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \^could_multi_bursts.arvalid_dummy_reg\(0),
      I3 => \pout_reg[0]_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5_n_0\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pout_reg[0]_0\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_0,
      O => \pout[3]_i_5_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1__0_n_0\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_3,
      I1 => rreq_handling_reg_4,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \empty_n_i_2__2_n_0\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7773"
    )
        port map (
      I0 => rreq_handling_reg_3,
      I1 => \empty_n_i_2__2_n_0\,
      I2 => rreq_handling_reg_4,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_2(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[9]_0\(0),
      I5 => \sect_len_buf_reg[9]_1\(0),
      O => \start_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => \sect_len_buf_reg[9]_1\(1),
      O => \start_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => \sect_len_buf_reg[9]_1\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \end_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(3),
      I4 => \sect_len_buf_reg[9]_0\(3),
      I5 => \sect_len_buf_reg[9]_1\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \sect_len_buf_reg[9]_0\(4),
      I5 => \sect_len_buf_reg[9]_1\(4),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \sect_len_buf_reg[9]_1\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \end_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(6),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[9]_1\(6),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F333C101FF3FCD0D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_1\(7),
      I4 => \sect_len_buf_reg[9]_0\(7),
      I5 => \sect_len_buf_reg[9]\(7),
      O => \beat_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \sect_len_buf_reg[9]_1\(8),
      I5 => \sect_len_buf_reg[9]\(8),
      O => \end_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      O => full_n_reg_0
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \sect_addr_buf_reg[2]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => \sect_len_buf_reg[9]_1\(9),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \end_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \data_p2_reg[72]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[72]_0\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[72]_1\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair258";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \data_p1[72]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair258";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      O => load_p1
    );
\data_p1[72]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[72]_1\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \data_p1_reg[72]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(0),
      Q => \data_p1_reg[72]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(1),
      Q => \data_p1_reg[72]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(2),
      Q => \data_p1_reg[72]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(3),
      Q => \data_p1_reg[72]_0\(65),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(4),
      Q => \data_p1_reg[72]_0\(66),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(5),
      Q => \data_p1_reg[72]_0\(67),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(6),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(6),
      Q => \data_p1_reg[72]_0\(68),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(7),
      Q => \data_p1_reg[72]_0\(69),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_1\(8),
      Q => \data_p1_reg[72]_0\(70),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg[72]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(62),
      Q => \data_p2_reg[72]_0\(0),
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(63),
      Q => \data_p2_reg[72]_0\(1),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(64),
      Q => \data_p2_reg[72]_0\(2),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(65),
      Q => \data_p2_reg[72]_0\(3),
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(66),
      Q => \data_p2_reg[72]_0\(4),
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(67),
      Q => \data_p2_reg[72]_0\(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(68),
      Q => \data_p2_reg[72]_0\(6),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(69),
      Q => \data_p2_reg[72]_0\(7),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(70),
      Q => \data_p2_reg[72]_0\(8),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[72]_1\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : in STD_LOGIC;
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_reg_slice";
end \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair257";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair257";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_0,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_0\,
      Q => \data_p1_reg[31]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer is
  port (
    gmem2_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_30_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_equal_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.len_cnt_reg[7]_0\ : out STD_LOGIC;
    \dout_buf_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]_0\ : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]_1\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_WLAST : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_valid : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_3__5_n_0\ : STD_LOGIC;
  signal \^gmem2_wready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^moutptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \mem_reg_i_10__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_11_n_0 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_30_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair310";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_write/buff_wdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair312";
begin
  SR(0) <= \^sr\(0);
  gmem2_WREADY <= \^gmem2_wready\;
  \mOutPtr_reg[5]_0\(5 downto 0) <= \^moutptr_reg[5]_0\(5 downto 0);
  p_30_in <= \^p_30_in\;
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000020002"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => \bus_equal_gen.len_cnt_reg[0]_1\,
      I2 => \bus_equal_gen.len_cnt_reg[0]_2\(1),
      I3 => \bus_equal_gen.len_cnt_reg[0]_2\(0),
      I4 => m_axi_gmem2_WLAST,
      I5 => \bus_equal_gen.WLAST_Dummy_reg\,
      O => \bus_equal_gen.len_cnt_reg[7]_0\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \bus_equal_gen.WLAST_Dummy_reg\,
      I2 => data_valid,
      I3 => burst_valid,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A222200000000"
    )
        port map (
      I0 => data_valid,
      I1 => WVALID_Dummy,
      I2 => \bus_equal_gen.len_cnt_reg[0]\,
      I3 => \bus_equal_gen.len_cnt_reg[0]_0\,
      I4 => m_axi_gmem2_WREADY,
      I5 => burst_valid,
      O => \^p_30_in\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => \bus_equal_gen.len_cnt_reg[0]_1\,
      I2 => \bus_equal_gen.len_cnt_reg[0]_2\(1),
      I3 => \bus_equal_gen.len_cnt_reg[0]_2\(0),
      I4 => ap_rst_n,
      O => \bus_equal_gen.len_cnt_reg[7]\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_0\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_0\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_reg_i_11_n_0,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_0\,
      Q => \dout_buf_reg[35]_0\(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \^p_30_in\,
      I1 => mem_reg_i_11_n_0,
      I2 => data_valid,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => data_valid,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDF00D"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(0),
      I1 => \empty_n_i_2__0_n_0\,
      I2 => push,
      I3 => mem_reg_i_11_n_0,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => \^moutptr_reg[5]_0\(5),
      I2 => \^moutptr_reg[5]_0\(3),
      I3 => \empty_n_i_3__0_n_0\,
      O => \empty_n_i_2__0_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => \^moutptr_reg[5]_0\(1),
      I2 => \^moutptr_reg[5]_0\(2),
      I3 => \^moutptr_reg[5]_0\(4),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^sr\(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFD55F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => mem_reg_i_11_n_0,
      I3 => push,
      I4 => \^gmem2_wready\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(4),
      I1 => mOutPtr_reg(6),
      I2 => \^moutptr_reg[5]_0\(2),
      I3 => \^moutptr_reg[5]_0\(0),
      I4 => \full_n_i_3__5_n_0\,
      O => p_1_in
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(3),
      I1 => \^moutptr_reg[5]_0\(1),
      I2 => \^moutptr_reg[5]_0\(5),
      I3 => mOutPtr_reg(7),
      O => \full_n_i_3__5_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^gmem2_wready\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mem_reg_i_11_n_0,
      I1 => push,
      O => \mOutPtr[7]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \^moutptr_reg[5]_0\(0),
      R => \^sr\(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(0),
      Q => \^moutptr_reg[5]_0\(1),
      R => \^sr\(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(1),
      Q => \^moutptr_reg[5]_0\(2),
      R => \^sr\(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(2),
      Q => \^moutptr_reg[5]_0\(3),
      R => \^sr\(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(3),
      Q => \^moutptr_reg[5]_0\(4),
      R => \^sr\(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(4),
      Q => \^moutptr_reg[5]_0\(5),
      R => \^sr\(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => \^sr\(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__1_n_0\,
      D => D(6),
      Q => mOutPtr_reg(7),
      R => \^sr\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_0\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => Q(15 downto 0),
      DIBDI(15 downto 0) => Q(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^gmem2_wready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => mem_reg_i_11_n_0,
      I4 => raddr(1),
      I5 => raddr(2),
      O => \mem_reg_i_10__0_n_0\
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => burst_valid,
      I1 => \bus_equal_gen.WLAST_Dummy_reg\,
      I2 => data_valid,
      I3 => empty_n_reg_n_0,
      O => mem_reg_i_11_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => \mem_reg_i_10__0_n_0\,
      I3 => raddr(6),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(5),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_10__0_n_0\,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => mem_reg_i_11_n_0,
      I3 => raddr(0),
      I4 => raddr(3),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => mem_reg_i_11_n_0,
      I3 => raddr(1),
      I4 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => mem_reg_i_11_n_0,
      I3 => raddr(0),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(1),
      I1 => mem_reg_i_11_n_0,
      I2 => raddr(0),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => raddr(0),
      I1 => mem_reg_i_11_n_0,
      O => \mem_reg_i_8__0_n_0\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(4),
      I1 => \^moutptr_reg[5]_0\(5),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(3),
      I1 => \^moutptr_reg[5]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(2),
      I1 => \^moutptr_reg[5]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      I1 => \^moutptr_reg[5]_0\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^moutptr_reg[5]_0\(1),
      I1 => push,
      I2 => mem_reg_i_11_n_0,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_0\,
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => push,
      I2 => mem_reg_i_11_n_0,
      I3 => \^moutptr_reg[5]_0\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__2_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_0\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_0\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_0\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_0\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0\ is
  port (
    beat_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_buffer";
end \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \full_n_i_3__6_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair306";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  beat_valid <= \^beat_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_valid_reg_0,
      I2 => rdata_ack_t,
      I3 => \^beat_valid\,
      O => \dout_valid_i_1__1_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_0\,
      Q => \^beat_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_gmem2_RVALID,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => mOutPtr_reg(7),
      I2 => \^di\(3),
      I3 => \^di\(1),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^di\(2),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_0\,
      I2 => \full_n_i_3__6_n_0\,
      I3 => m_axi_gmem2_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \full_n_i_2__7_n_0\
    );
\full_n_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^di\(2),
      I2 => \^di\(3),
      I3 => \^di\(1),
      O => \full_n_i_3__6_n_0\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_valid_reg_0,
      I2 => rdata_ack_t,
      I3 => \^beat_valid\,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FFDF00DF00DF00"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_0,
      I3 => empty_n_reg_n_0,
      I4 => m_axi_gmem2_RVALID,
      I5 => \^full_n_reg_0\,
      O => \mOutPtr[7]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(0),
      Q => \^di\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(1),
      Q => \^di\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(2),
      Q => \^di\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(3),
      Q => \^q\(1),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(4),
      Q => \^q\(2),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(5),
      Q => mOutPtr_reg(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_0\,
      D => D(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem2_RVALID,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[5]\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    next_wreq : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_2 : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_3 : in STD_LOGIC;
    \sect_len_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_1\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[3]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    push_0 : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_resp_ready : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_0\ : STD_LOGIC;
  signal \^bus_equal_gen.len_cnt_reg[5]\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__0_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair315";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair314";
begin
  burst_valid <= \^burst_valid\;
  \bus_equal_gen.len_cnt_reg[5]\ <= \^bus_equal_gen.len_cnt_reg[5]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_wreq <= \^next_wreq\;
  p_26_in <= \^p_26_in\;
  \sect_len_buf_reg[9]\ <= \^sect_len_buf_reg[9]\;
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_4_n_0\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \^q\(3),
      I4 => Q(3),
      O => \^bus_equal_gen.len_cnt_reg[5]\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => Q(2),
      I2 => \^q\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^q\(0),
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_0\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_2\(0),
      I1 => \^sect_len_buf_reg[9]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_2\(1),
      I1 => \^sect_len_buf_reg[9]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_2\(2),
      I1 => \^sect_len_buf_reg[9]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_2\(3),
      I1 => \^sect_len_buf_reg[9]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_2\(9),
      I1 => \sect_len_buf_reg[3]_3\(5),
      I2 => \sect_len_buf_reg[3]_2\(4),
      I3 => \sect_len_buf_reg[3]_3\(0),
      I4 => \could_multi_bursts.awlen_buf[3]_i_3_n_0\,
      I5 => \could_multi_bursts.awlen_buf[3]_i_4_n_0\,
      O => \^sect_len_buf_reg[9]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_3\(4),
      I1 => \sect_len_buf_reg[3]_2\(8),
      I2 => \sect_len_buf_reg[3]_3\(3),
      I3 => \sect_len_buf_reg[3]_2\(7),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[3]_3\(1),
      I1 => \sect_len_buf_reg[3]_2\(5),
      I2 => \sect_len_buf_reg[3]_3\(2),
      I3 => \sect_len_buf_reg[3]_2\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_26_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEAE"
    )
        port map (
      I0 => push_0,
      I1 => data_vld_reg_n_0,
      I2 => pop0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[1]\,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \^bus_equal_gen.len_cnt_reg[5]\,
      I3 => E(0),
      I4 => \^burst_valid\,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => CO(0),
      I2 => wreq_handling_reg_2,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^p_26_in\,
      I3 => wreq_handling_reg_3,
      I4 => fifo_wreq_valid,
      O => \^next_wreq\
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5DDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__4_n_0\,
      I3 => \full_n_i_3__1_n_0\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \full_n_i_4__0_n_0\,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => push,
      I2 => pop0,
      I3 => data_vld_reg_n_0,
      O => \full_n_i_3__1_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      O => \full_n_i_4__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push_0,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD777722228880"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => push_0,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C86C6CCCCCCCCC"
    )
        port map (
      I0 => push_0,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => pop0,
      I5 => data_vld_reg_n_0,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE007F80FF00FF00"
    )
        port map (
      I0 => push_0,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => pop0,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^p_26_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(20),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(21),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(22),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(23),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(24),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(25),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(26),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(27),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(28),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(29),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(30),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(31),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(32),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(33),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(34),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(35),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(36),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(37),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(38),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(39),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(40),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(41),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(42),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(43),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(44),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(45),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(46),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(47),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(48),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(49),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(50),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \^p_26_in\,
      I2 => wreq_handling_reg_3,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg_1(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(51),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[51]\(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002022AAAAAAAA"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => \sect_len_buf[9]_i_3_n_0\,
      I2 => \sect_len_buf_reg[3]\,
      I3 => \sect_len_buf_reg[3]_0\,
      I4 => \^sect_len_buf_reg[9]\,
      I5 => \sect_len_buf_reg[3]_1\,
      O => \^p_26_in\
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => fifo_resp_ready,
      I2 => \sect_len_buf_reg[3]_1\,
      O => \sect_len_buf[9]_i_3_n_0\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_2,
      I1 => wreq_handling_reg_3,
      I2 => CO(0),
      I3 => \^p_26_in\,
      O => wreq_handling_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[65]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 70 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[70]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[66]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \end_addr_buf_reg[63]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[72]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \full_n_i_3__4_n_0\ : STD_LOGIC;
  signal \full_n_i_4__1_n_0\ : STD_LOGIC;
  signal \invalid_len_event_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][65]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][66]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][67]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][68]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][69]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][70]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][71]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][72]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q_reg[65]_0\ : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][65]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][66]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][67]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][68]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][69]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][70]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][71]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][72]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
begin
  Q(70 downto 0) <= \^q\(70 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[65]_0\ <= \^q_reg[65]_0\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2220000FFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => p_26_in,
      I4 => \^q_reg[65]_0\,
      I5 => ap_rst_n,
      O => empty_n_reg_1(0)
    );
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => p_26_in,
      O => empty_n_reg_0(0)
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \full_n_i_2__2_n_0\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__2_n_0\,
      I1 => ap_rst_n,
      I2 => \^rs2f_wreq_ack\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \full_n_i_3__4_n_0\,
      I5 => \full_n_i_4__1_n_0\,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => p_26_in,
      I2 => CO(0),
      I3 => \align_len_reg[31]\,
      I4 => \^fifo_wreq_valid\,
      O => \full_n_i_2__2_n_0\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_3__4_n_0\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => p_26_in,
      I1 => CO(0),
      I2 => \align_len_reg[31]\,
      I3 => \^fifo_wreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_4__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(68),
      O => \q_reg[70]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      O => \q_reg[70]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(66),
      O => \q_reg[70]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      O => \q_reg[70]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(70),
      O => S(1)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(69),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => \q_reg[66]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => \q_reg[66]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => \q_reg[66]_0\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => \^q\(62),
      I4 => \invalid_len_event_i_2__0_n_0\,
      O => \^q_reg[65]_0\
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(69),
      I2 => \^q\(70),
      I3 => \^fifo_wreq_valid\,
      I4 => \^q\(68),
      I5 => \^q\(65),
      O => \invalid_len_event_i_2__0_n_0\
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3\(3),
      I1 => \last_sect_carry__3_0\(3),
      O => \end_addr_buf_reg[63]\(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(2),
      I2 => \last_sect_carry__3\(0),
      I3 => \last_sect_carry__3_0\(0),
      I4 => \last_sect_carry__3\(1),
      I5 => \last_sect_carry__3_0\(1),
      O => \end_addr_buf_reg[63]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(31),
      Q => \mem_reg[4][31]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(32),
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(33),
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(34),
      Q => \mem_reg[4][34]_srl5_n_0\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(35),
      Q => \mem_reg[4][35]_srl5_n_0\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(36),
      Q => \mem_reg[4][36]_srl5_n_0\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(37),
      Q => \mem_reg[4][37]_srl5_n_0\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(38),
      Q => \mem_reg[4][38]_srl5_n_0\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(39),
      Q => \mem_reg[4][39]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(40),
      Q => \mem_reg[4][40]_srl5_n_0\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(41),
      Q => \mem_reg[4][41]_srl5_n_0\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(42),
      Q => \mem_reg[4][42]_srl5_n_0\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(43),
      Q => \mem_reg[4][43]_srl5_n_0\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(44),
      Q => \mem_reg[4][44]_srl5_n_0\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(45),
      Q => \mem_reg[4][45]_srl5_n_0\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(46),
      Q => \mem_reg[4][46]_srl5_n_0\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(47),
      Q => \mem_reg[4][47]_srl5_n_0\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(48),
      Q => \mem_reg[4][48]_srl5_n_0\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(49),
      Q => \mem_reg[4][49]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(50),
      Q => \mem_reg[4][50]_srl5_n_0\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(51),
      Q => \mem_reg[4][51]_srl5_n_0\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(52),
      Q => \mem_reg[4][52]_srl5_n_0\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(53),
      Q => \mem_reg[4][53]_srl5_n_0\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(54),
      Q => \mem_reg[4][54]_srl5_n_0\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(55),
      Q => \mem_reg[4][55]_srl5_n_0\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(56),
      Q => \mem_reg[4][56]_srl5_n_0\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(57),
      Q => \mem_reg[4][57]_srl5_n_0\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(58),
      Q => \mem_reg[4][58]_srl5_n_0\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(59),
      Q => \mem_reg[4][59]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(60),
      Q => \mem_reg[4][60]_srl5_n_0\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(61),
      Q => \mem_reg[4][61]_srl5_n_0\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(62),
      Q => \mem_reg[4][64]_srl5_n_0\
    );
\mem_reg[4][65]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(63),
      Q => \mem_reg[4][65]_srl5_n_0\
    );
\mem_reg[4][66]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(64),
      Q => \mem_reg[4][66]_srl5_n_0\
    );
\mem_reg[4][67]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(65),
      Q => \mem_reg[4][67]_srl5_n_0\
    );
\mem_reg[4][68]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(66),
      Q => \mem_reg[4][68]_srl5_n_0\
    );
\mem_reg[4][69]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(67),
      Q => \mem_reg[4][69]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][70]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(68),
      Q => \mem_reg[4][70]_srl5_n_0\
    );
\mem_reg[4][71]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(69),
      Q => \mem_reg[4][71]_srl5_n_0\
    );
\mem_reg[4][72]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(70),
      Q => \mem_reg[4][72]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[72]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F6F90909080"
    )
        port map (
      I0 => \pout[2]_i_2_n_0\,
      I1 => push,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCCCCCCCCCC2CC"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => push,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => push,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => p_26_in,
      O => \pout[2]_i_2_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][31]_srl5_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][34]_srl5_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][35]_srl5_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][36]_srl5_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][37]_srl5_n_0\,
      Q => \^q\(37),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][38]_srl5_n_0\,
      Q => \^q\(38),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][39]_srl5_n_0\,
      Q => \^q\(39),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][40]_srl5_n_0\,
      Q => \^q\(40),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][41]_srl5_n_0\,
      Q => \^q\(41),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][42]_srl5_n_0\,
      Q => \^q\(42),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][43]_srl5_n_0\,
      Q => \^q\(43),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][44]_srl5_n_0\,
      Q => \^q\(44),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][45]_srl5_n_0\,
      Q => \^q\(45),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][46]_srl5_n_0\,
      Q => \^q\(46),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][47]_srl5_n_0\,
      Q => \^q\(47),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][48]_srl5_n_0\,
      Q => \^q\(48),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][49]_srl5_n_0\,
      Q => \^q\(49),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][50]_srl5_n_0\,
      Q => \^q\(50),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][51]_srl5_n_0\,
      Q => \^q\(51),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][52]_srl5_n_0\,
      Q => \^q\(52),
      R => SR(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][53]_srl5_n_0\,
      Q => \^q\(53),
      R => SR(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][54]_srl5_n_0\,
      Q => \^q\(54),
      R => SR(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][55]_srl5_n_0\,
      Q => \^q\(55),
      R => SR(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][56]_srl5_n_0\,
      Q => \^q\(56),
      R => SR(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][57]_srl5_n_0\,
      Q => \^q\(57),
      R => SR(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][58]_srl5_n_0\,
      Q => \^q\(58),
      R => SR(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][59]_srl5_n_0\,
      Q => \^q\(59),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][60]_srl5_n_0\,
      Q => \^q\(60),
      R => SR(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][61]_srl5_n_0\,
      Q => \^q\(61),
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][64]_srl5_n_0\,
      Q => \^q\(62),
      R => SR(0)
    );
\q_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][65]_srl5_n_0\,
      Q => \^q\(63),
      R => SR(0)
    );
\q_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][66]_srl5_n_0\,
      Q => \^q\(64),
      R => SR(0)
    );
\q_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][67]_srl5_n_0\,
      Q => \^q\(65),
      R => SR(0)
    );
\q_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][68]_srl5_n_0\,
      Q => \^q\(66),
      R => SR(0)
    );
\q_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][69]_srl5_n_0\,
      Q => \^q\(67),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\q_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][70]_srl5_n_0\,
      Q => \^q\(68),
      R => SR(0)
    );
\q_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][71]_srl5_n_0\,
      Q => \^q\(69),
      R => SR(0)
    );
\q_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][72]_srl5_n_0\,
      Q => \^q\(70),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    next_resp_reg : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]\ : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    next_resp_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__3_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_0\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \data_vld_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair319";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair320";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
  push <= \^push\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \could_multi_bursts.awaddr_buf_reg[2]\,
      I2 => \^push\,
      I3 => \could_multi_bursts.awaddr_buf_reg[2]_0\,
      I4 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf_reg[2]_0\,
      I1 => \could_multi_bursts.awaddr_buf_reg[2]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^fifo_resp_ready\,
      I4 => fifo_burst_ready,
      O => \^push\
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \^push\,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => \^push\,
      I1 => data_vld_reg_n_0,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => \pout[3]_i_3__0_n_0\,
      O => \data_vld_i_1__3_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDDDDDFFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_resp_ready\,
      I2 => \full_n_i_2__5_n_0\,
      I3 => \^push\,
      I4 => data_vld_reg_n_0,
      I5 => \full_n_i_3__2_n_0\,
      O => \full_n_i_1__5_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(3),
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \full_n_i_2__5_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      O => \full_n_i_3__2_n_0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => next_resp,
      I1 => next_resp_reg_0,
      I2 => need_wrsp,
      I3 => aw2b_bdata(1),
      I4 => aw2b_bdata(0),
      I5 => full_n_reg_0,
      O => next_resp_reg
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^push\,
      CLK => ap_clk,
      D => invalid_len_event_reg2,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^push\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_1\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^push\,
      I1 => invalid_len_event_reg2,
      O => push_0
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => m_axi_gmem2_BVALID,
      I1 => next_resp_reg_0,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => aw2b_bdata(0),
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => \^push\,
      I3 => pout_reg(1),
      I4 => pout_reg(0),
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \pout[3]_i_4__0_n_0\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      I3 => pout_reg(2),
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(0),
      I1 => aw2b_bdata(1),
      I2 => need_wrsp,
      I3 => next_resp_reg_0,
      I4 => next_resp,
      O => push_1
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08005900"
    )
        port map (
      I0 => \^push\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_0,
      I4 => \pout[3]_i_3__0_n_0\,
      O => \pout[3]_i_1__0_n_0\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => pout_reg(3),
      I1 => \pout[3]_i_4__0_n_0\,
      I2 => pout_reg(1),
      I3 => pout_reg(0),
      I4 => pout_reg(2),
      O => \pout[3]_i_2__0_n_0\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(3),
      I2 => pout_reg(1),
      I3 => pout_reg(0),
      O => \pout[3]_i_3__0_n_0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^push\,
      I1 => data_vld_reg_n_0,
      I2 => need_wrsp,
      I3 => next_resp,
      O => \pout[3]_i_4__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[3]_i_2__0_n_0\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    push : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__4_n_0\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \full_n_i_4__3_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
begin
  data_vld_reg_0 <= \^data_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_1,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \^data_vld_reg_0\,
      O => \data_vld_i_1__4_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_0\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => gmem2_BVALID,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBBB"
    )
        port map (
      I0 => data_vld_reg_1,
      I1 => ap_rst_n,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => \full_n_i_4__3_n_0\,
      I5 => \pout_reg_n_0_[2]\,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_4__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F90906F6F9080"
    )
        port map (
      I0 => push,
      I1 => \pout_reg[2]_0\,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[0]_i_1__1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80EF107F80EF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg[2]_0\,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFEF80000000"
    )
        port map (
      I0 => push,
      I1 => \pout_reg[2]_0\,
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \data_p2_reg[72]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 70 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice is
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair323";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \data_p1[72]_i_3__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair324";
begin
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E020C30"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      I4 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => load_p1
    );
\data_p1[72]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \FSM_sequential_state_reg[0]_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => Q(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => Q(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => Q(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => Q(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => Q(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => Q(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => Q(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => Q(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => Q(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => Q(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => Q(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => Q(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => Q(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => Q(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => Q(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => Q(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => Q(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => Q(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => Q(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => Q(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => Q(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => Q(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => Q(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => Q(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => Q(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => Q(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => Q(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => Q(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => Q(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => Q(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => Q(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => Q(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => Q(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => Q(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => Q(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => Q(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => Q(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => Q(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => Q(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => Q(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => Q(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => Q(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => Q(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => Q(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => Q(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => Q(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => Q(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => Q(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => Q(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => Q(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => Q(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => Q(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => Q(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => Q(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => Q(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => Q(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => Q(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => Q(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(0),
      Q => Q(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(1),
      Q => Q(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(2),
      Q => Q(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(3),
      Q => Q(65),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(4),
      Q => Q(66),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(5),
      Q => Q(67),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => Q(6),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(6),
      Q => Q(68),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(7),
      Q => Q(69),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1_reg[72]_0\(8),
      Q => Q(70),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => Q(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => Q(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => Q(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg[72]_0\(0),
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg[72]_0\(1),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg[72]_0\(2),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg[72]_0\(3),
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(66),
      Q => \data_p2_reg[72]_0\(4),
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(67),
      Q => \data_p2_reg[72]_0\(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(68),
      Q => \data_p2_reg[72]_0\(6),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(69),
      Q => \data_p2_reg[72]_0\(7),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(70),
      Q => \data_p2_reg[72]_0\(8),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rs2f_wreq_valid,
      I1 => rs2f_wreq_ack,
      O => push
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0F05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => rs2f_wreq_valid,
      I2 => state(1),
      I3 => \^s_ready_t_reg_0\,
      I4 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => rs2f_wreq_ack,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => rs2f_wreq_valid,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_reg_slice";
end \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair307";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair307";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(1),
      I1 => s_ready_t_reg_0,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\bus_equal_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^rdata_ack_t\,
      I2 => beat_valid,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_WREADY_0 : out STD_LOGIC;
    m_axi_gmem2_AWREADY_0 : out STD_LOGIC;
    \throttl_cnt_reg[3]_0\ : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle is
  signal A : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[63]_i_6_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem2_awready_0\ : STD_LOGIC;
  signal \^m_axi_gmem2_wready_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__2_n_0\ : STD_LOGIC;
  signal p_0_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_7_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_8_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal \throttl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throttl_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \throttl_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^throttl_cnt_reg[3]_0\ : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of m_axi_gmem2_WVALID_INST_0 : label is "soft_lutpair374";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axi_gmem2_AWREADY_0 <= \^m_axi_gmem2_awready_0\;
  m_axi_gmem2_WREADY_0 <= \^m_axi_gmem2_wready_0\;
  \throttl_cnt_reg[3]_0\ <= \^throttl_cnt_reg[3]_0\;
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => throttl_cnt_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^throttl_cnt_reg[3]_0\,
      I5 => m_axi_gmem2_WREADY,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => throttl_cnt_reg(6),
      O => \throttl_cnt_reg[0]_0\
    );
\could_multi_bursts.awaddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020200000202"
    )
        port map (
      I0 => m_axi_gmem2_AWREADY,
      I1 => \^throttl_cnt_reg[3]_0\,
      I2 => \could_multi_bursts.awaddr_buf[63]_i_6_n_0\,
      I3 => WVALID_Dummy,
      I4 => \^q\(0),
      I5 => m_axi_gmem2_WREADY,
      O => \^m_axi_gmem2_awready_0\
    );
\could_multi_bursts.awaddr_buf[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => \^q\(1),
      O => \could_multi_bursts.awaddr_buf[63]_i_6_n_0\
    );
m_axi_gmem2_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF4C"
    )
        port map (
      I0 => m_axi_gmem2_WREADY,
      I1 => \^q\(0),
      I2 => WVALID_Dummy,
      I3 => throttl_cnt_reg(6),
      I4 => \^q\(1),
      I5 => \^throttl_cnt_reg[3]_0\,
      O => \^m_axi_gmem2_wready_0\
    );
m_axi_gmem2_WVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^throttl_cnt_reg[3]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(6),
      O => m_axi_gmem2_WVALID
    );
m_axi_gmem2_WVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(8),
      I2 => throttl_cnt_reg(2),
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(7),
      I5 => throttl_cnt_reg(5),
      O => \^throttl_cnt_reg[3]_0\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \throttl_cnt_reg[4]_0\(0),
      DI(3) => A(3),
      DI(2) => \p_0_out_carry_i_3__2_n_0\,
      DI(1) => \p_0_out_carry_i_4__2_n_0\,
      DI(0) => \p_0_out_carry_i_5__2_n_0\,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => p_0_out_carry_i_6_n_0,
      S(2) => p_0_out_carry_i_7_n_0,
      S(1) => p_0_out_carry_i_8_n_0,
      S(0) => S(0)
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => throttl_cnt_reg(6 downto 4),
      O(3) => \p_0_out_carry__0_n_4\,
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => \p_0_out_carry__0_i_1__2_n_0\,
      S(2) => \p_0_out_carry__0_i_2__2_n_0\,
      S(1) => \p_0_out_carry__0_i_3__1_n_0\,
      S(0) => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(8),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_1__2_n_0\
    );
\p_0_out_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(7),
      O => \p_0_out_carry__0_i_2__2_n_0\
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => throttl_cnt_reg(6),
      O => \p_0_out_carry__0_i_3__1_n_0\
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      O => \p_0_out_carry__0_i_4_n_0\
    );
\p_0_out_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8F0"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(3),
      I3 => \throttl_cnt_reg[4]_1\(3),
      O => A(3)
    );
\p_0_out_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(3),
      I3 => \throttl_cnt_reg[4]_1\(3),
      O => \p_0_out_carry_i_3__2_n_0\
    );
\p_0_out_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(2),
      I3 => \throttl_cnt_reg[4]_1\(2),
      O => \p_0_out_carry_i_4__2_n_0\
    );
\p_0_out_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \^q\(1),
      I3 => \throttl_cnt_reg[4]_1\(1),
      O => \p_0_out_carry_i_5__2_n_0\
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0070F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => throttl_cnt_reg(3),
      I3 => \throttl_cnt_reg[4]_1\(3),
      I4 => throttl_cnt_reg(4),
      O => p_0_out_carry_i_6_n_0
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF8088F7007F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_1\(2),
      I3 => throttl_cnt_reg(2),
      I4 => \throttl_cnt_reg[4]_1\(3),
      I5 => throttl_cnt_reg(3),
      O => p_0_out_carry_i_7_n_0
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF8088F7007F"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt_reg[4]_1\(1),
      I3 => \^q\(1),
      I4 => \throttl_cnt_reg[4]_1\(2),
      I5 => throttl_cnt_reg(2),
      O => p_0_out_carry_i_8_n_0
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \^q\(0),
      I1 => AWVALID_Dummy,
      I2 => \^m_axi_gmem2_wready_0\,
      I3 => m_axi_gmem2_AWREADY,
      I4 => \throttl_cnt_reg[4]_1\(0),
      O => \throttl_cnt[0]_i_1_n_0\
    );
\throttl_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^m_axi_gmem2_awready_0\,
      I1 => AWVALID_Dummy,
      I2 => \throttl_cnt[8]_i_2_n_0\,
      O => \throttl_cnt[8]_i_1_n_0\
    );
\throttl_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => m_axi_gmem2_WREADY,
      I1 => throttl_cnt_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^throttl_cnt_reg[3]_0\,
      I5 => WVALID_Dummy,
      O => \throttl_cnt[8]_i_2_n_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => \throttl_cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => p_0_out_carry_n_7,
      Q => \^q\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => p_0_out_carry_n_6,
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => p_0_out_carry_n_5,
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => p_0_out_carry_n_4,
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => \p_0_out_carry__0_n_7\,
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => \p_0_out_carry__0_n_6\,
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => \p_0_out_carry__0_n_5\,
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
\throttl_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \throttl_cnt[8]_i_1_n_0\,
      D => \p_0_out_carry__0_n_4\,
      Q => throttl_cnt_reg(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13 is
  port (
    ap_done_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \return_r_preg_reg[3]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    last_blk_pxl_width13_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    cols_c_i_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rows_c_i_empty_n : in STD_LOGIC;
    MatStream2AxiStream_U0_ap_start : in STD_LOGIC;
    Mat2AxiStream_U0_ap_start : in STD_LOGIC;
    rows_c12_empty_n : in STD_LOGIC;
    cols_c_i_full_n : in STD_LOGIC;
    rows_c_i_full_n : in STD_LOGIC;
    cols_c13_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__2_n_0\ : STD_LOGIC;
  signal return_r_preg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \return_r_preg[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__8\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair431";
begin
  E(0) <= \^e\(0);
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG[0][31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Mat2AxiStream_U0_ap_start,
      I1 => rows_c12_empty_n,
      I2 => \^ap_done_reg\,
      I3 => cols_c_i_full_n,
      I4 => rows_c_i_full_n,
      I5 => cols_c13_empty_n,
      O => \^e\(0)
    );
\SRL_SIG[0][3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFC8C0"
    )
        port map (
      I0 => return_r_preg(3),
      I1 => last_blk_pxl_width13_U0_ap_continue,
      I2 => \^e\(0),
      I3 => \^ap_done_reg\,
      I4 => \SRL_SIG_reg[0][3]\,
      O => \return_r_preg_reg[3]_0\
    );
\ap_done_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => last_blk_pxl_width13_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^e\(0),
      I3 => \^ap_done_reg\,
      O => \ap_done_reg_i_1__2_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__2_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => last_blk_pxl_width13_U0_ap_continue,
      I1 => \^e\(0),
      I2 => \^ap_done_reg\,
      O => shiftReg_ce
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => cols_c_i_empty_n,
      I2 => Q(0),
      I3 => rows_c_i_empty_n,
      I4 => MatStream2AxiStream_U0_ap_start,
      O => internal_empty_n_reg(0)
    );
\return_r_preg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e\(0),
      I1 => return_r_preg(3),
      O => \return_r_preg[3]_i_1_n_0\
    );
\return_r_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \return_r_preg[3]_i_1_n_0\,
      Q => return_r_preg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3 is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    start_for_AxiStream2MatStream_U0_full_n : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3 is
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
begin
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => grp_Axi2Mat_fu_82_ap_start_reg,
      I2 => \^start_once_reg_reg_0\,
      I3 => start_for_AxiStream2MatStream_U0_full_n,
      O => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_1,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_array_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1 is
  signal \din1_cast_array_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dout_array[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array_reg[0]_3\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \lshr_ln674_reg_980[0]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[1]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[2]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[3]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[4]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[5]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[6]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[7]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_980[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_array[0][0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_array[0][1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_array[0][2]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_array[0][3]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_array[0][4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_array[0][5]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_980[7]_i_2\ : label is "soft_lutpair15";
begin
\din1_cast_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array_reg[0][0]_0\(0),
      Q => \din1_cast_array_reg[0]_2\(0),
      R => ap_rst_n_inv
    );
\din1_cast_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array_reg[0][0]_0\(1),
      Q => \din1_cast_array_reg[0]_2\(1),
      R => ap_rst_n_inv
    );
\din1_cast_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array_reg[0][0]_0\(2),
      Q => \din1_cast_array_reg[0]_2\(2),
      R => ap_rst_n_inv
    );
\dout_array[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(16),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][0]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][0]_i_1_n_0\
    );
\dout_array[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(8),
      O => \dout_array[0][0]_i_2_n_0\
    );
\dout_array[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(10),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(26),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(18),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][10]_i_1_n_0\
    );
\dout_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(11),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(27),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(19),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][11]_i_1_n_0\
    );
\dout_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(12),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(28),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(20),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][12]_i_1_n_0\
    );
\dout_array[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(13),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(29),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(21),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][13]_i_1_n_0\
    );
\dout_array[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(14),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(30),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(22),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][14]_i_1_n_0\
    );
\dout_array[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(17),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][1]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][1]_i_1_n_0\
    );
\dout_array[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(9),
      O => \dout_array[0][1]_i_2_n_0\
    );
\dout_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(18),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][2]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][2]_i_1_n_0\
    );
\dout_array[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(10),
      O => \dout_array[0][2]_i_2_n_0\
    );
\dout_array[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(19),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][3]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][3]_i_1_n_0\
    );
\dout_array[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(11),
      O => \dout_array[0][3]_i_2_n_0\
    );
\dout_array[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(20),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][4]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][4]_i_1_n_0\
    );
\dout_array[0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(12),
      O => \dout_array[0][4]_i_2_n_0\
    );
\dout_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(21),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][5]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][5]_i_1_n_0\
    );
\dout_array[0][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(13),
      O => \dout_array[0][5]_i_2_n_0\
    );
\dout_array[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(22),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][6]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][6]_i_1_n_0\
    );
\dout_array[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(14),
      O => \dout_array[0][6]_i_2_n_0\
    );
\dout_array[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array[0][7]_i_2_n_0\,
      I1 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][7]_i_1_n_0\
    );
\dout_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(15),
      I2 => \dout_array_reg[0][0]_0\(3),
      I3 => Q(23),
      I4 => \dout_array_reg[0][0]_0\(4),
      I5 => Q(7),
      O => \dout_array[0][7]_i_2_n_0\
    );
\dout_array[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(24),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(16),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][8]_i_1_n_0\
    );
\dout_array[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(9),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(25),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(17),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][9]_i_1_n_0\
    );
\dout_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][0]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(0),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][10]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(10),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][11]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(11),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][12]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(12),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][13]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(13),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][14]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(14),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][1]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(1),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][2]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(2),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][3]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(3),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][4]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(4),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][5]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(5),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][6]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(6),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][7]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(7),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][8]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(8),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => \dout_array[0][9]_i_1_n_0\,
      Q => \dout_array_reg[0]_3\(9),
      R => ap_rst_n_inv
    );
\lshr_ln674_reg_980[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[1]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[0]_i_2_n_0\,
      O => D(0)
    );
\lshr_ln674_reg_980[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(6),
      I1 => \dout_array_reg[0]_3\(2),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(4),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(0),
      O => \lshr_ln674_reg_980[0]_i_2_n_0\
    );
\lshr_ln674_reg_980[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[2]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[1]_i_2_n_0\,
      O => D(1)
    );
\lshr_ln674_reg_980[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(7),
      I1 => \dout_array_reg[0]_3\(3),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(5),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(1),
      O => \lshr_ln674_reg_980[1]_i_2_n_0\
    );
\lshr_ln674_reg_980[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[3]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[2]_i_2_n_0\,
      O => D(2)
    );
\lshr_ln674_reg_980[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(8),
      I1 => \dout_array_reg[0]_3\(4),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(6),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(2),
      O => \lshr_ln674_reg_980[2]_i_2_n_0\
    );
\lshr_ln674_reg_980[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[4]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[3]_i_2_n_0\,
      O => D(3)
    );
\lshr_ln674_reg_980[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(9),
      I1 => \dout_array_reg[0]_3\(5),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(7),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(3),
      O => \lshr_ln674_reg_980[3]_i_2_n_0\
    );
\lshr_ln674_reg_980[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[5]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[4]_i_2_n_0\,
      O => D(4)
    );
\lshr_ln674_reg_980[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(10),
      I1 => \dout_array_reg[0]_3\(6),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(8),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(4),
      O => \lshr_ln674_reg_980[4]_i_2_n_0\
    );
\lshr_ln674_reg_980[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[6]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[5]_i_2_n_0\,
      O => D(5)
    );
\lshr_ln674_reg_980[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(11),
      I1 => \dout_array_reg[0]_3\(7),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(9),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(5),
      O => \lshr_ln674_reg_980[5]_i_2_n_0\
    );
\lshr_ln674_reg_980[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[7]_i_4_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[6]_i_2_n_0\,
      O => D(6)
    );
\lshr_ln674_reg_980[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(12),
      I1 => \dout_array_reg[0]_3\(8),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(10),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(6),
      O => \lshr_ln674_reg_980[6]_i_2_n_0\
    );
\lshr_ln674_reg_980[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_980[7]_i_3_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_reg_980[7]_i_4_n_0\,
      O => D(7)
    );
\lshr_ln674_reg_980[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(14),
      I1 => \dout_array_reg[0]_3\(10),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(12),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(8),
      O => \lshr_ln674_reg_980[7]_i_3_n_0\
    );
\lshr_ln674_reg_980[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(13),
      I1 => \dout_array_reg[0]_3\(9),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(11),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(7),
      O => \lshr_ln674_reg_980[7]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36 is
  port (
    p_8_in : out STD_LOGIC;
    \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1104_reg_790_pp0_iter9_reg : in STD_LOGIC;
    \din1_cast_array_reg[0][2]_0\ : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    icmp_ln1084_reg_813 : in STD_LOGIC;
    icmp_ln1073_reg_778_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \dout_array_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_array_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36 : entity is "threshold_accel_lshr_32ns_6ns_32_2_1";
end base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36 is
  signal \din1_cast_array_reg[0]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dout_array[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array_reg[0]_5\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[0]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[1]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[2]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[3]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[4]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[5]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[6]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[7]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_3_reg_990[7]_i_4_n_0\ : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_array[0][0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_array[0][1]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_array[0][2]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_array[0][3]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_array[0][4]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_array[0][5]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lshr_ln674_3_reg_990[7]_i_2\ : label is "soft_lutpair22";
begin
  \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\ <= \^icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\;
  \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\ <= \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\;
  p_8_in <= \^p_8_in\;
\din1_cast_array[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\,
      O => \^p_8_in\
    );
\din1_cast_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I1 => \din1_cast_array_reg[0][2]_0\,
      I2 => in_mat_data_full_n,
      I3 => ldata_empty_n,
      I4 => icmp_ln1084_reg_813,
      I5 => \^icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\,
      O => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\
    );
\din1_cast_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array_reg[0][0]_0\(0),
      Q => \din1_cast_array_reg[0]_4\(0),
      R => ap_rst_n_inv
    );
\din1_cast_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array_reg[0][0]_0\(1),
      Q => \din1_cast_array_reg[0]_4\(1),
      R => ap_rst_n_inv
    );
\din1_cast_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array_reg[0][0]_0\(2),
      Q => \din1_cast_array_reg[0]_4\(2),
      R => ap_rst_n_inv
    );
\dout_array[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(0),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(16),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][0]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][0]_i_1__0_n_0\
    );
\dout_array[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(24),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(8),
      O => \dout_array[0][0]_i_2_n_0\
    );
\dout_array[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(10),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(26),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(18),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][10]_i_1__0_n_0\
    );
\dout_array[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(11),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(27),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(19),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][11]_i_1__0_n_0\
    );
\dout_array[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(12),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(28),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(20),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][12]_i_1__0_n_0\
    );
\dout_array[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(13),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(29),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(21),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][13]_i_1__0_n_0\
    );
\dout_array[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(14),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(30),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(22),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][14]_i_1__0_n_0\
    );
\dout_array[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(1),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(17),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][1]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][1]_i_1__0_n_0\
    );
\dout_array[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(25),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(9),
      O => \dout_array[0][1]_i_2_n_0\
    );
\dout_array[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(2),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(18),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][2]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][2]_i_1__0_n_0\
    );
\dout_array[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(26),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(10),
      O => \dout_array[0][2]_i_2_n_0\
    );
\dout_array[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(3),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(19),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][3]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][3]_i_1__0_n_0\
    );
\dout_array[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(27),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(11),
      O => \dout_array[0][3]_i_2_n_0\
    );
\dout_array[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(4),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(20),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][4]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][4]_i_1__0_n_0\
    );
\dout_array[0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(28),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(12),
      O => \dout_array[0][4]_i_2_n_0\
    );
\dout_array[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(5),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(21),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][5]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][5]_i_1__0_n_0\
    );
\dout_array[0][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(29),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(13),
      O => \dout_array[0][5]_i_2_n_0\
    );
\dout_array[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(6),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(22),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][6]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][6]_i_1__0_n_0\
    );
\dout_array[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(30),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(14),
      O => \dout_array[0][6]_i_2_n_0\
    );
\dout_array[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array[0][7]_i_2_n_0\,
      I1 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][7]_i_1__0_n_0\
    );
\dout_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(31),
      I1 => \dout_array_reg[0][7]_0\(15),
      I2 => \dout_array_reg[0][0]_0\(3),
      I3 => \dout_array_reg[0][7]_0\(23),
      I4 => \dout_array_reg[0][0]_0\(4),
      I5 => \dout_array_reg[0][7]_0\(7),
      O => \dout_array[0][7]_i_2_n_0\
    );
\dout_array[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(8),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(24),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(16),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][8]_i_1__0_n_0\
    );
\dout_array[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\(9),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => \dout_array_reg[0][7]_0\(25),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array_reg[0][7]_0\(17),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][9]_i_1__0_n_0\
    );
\dout_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][0]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(0),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][10]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(10),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][11]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(11),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][12]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(12),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][13]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(13),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][14]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(14),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][1]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(1),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][2]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(2),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][3]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(3),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][4]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(4),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][5]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(5),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][6]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(6),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][7]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(7),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][8]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(8),
      R => ap_rst_n_inv
    );
\dout_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_8_in\,
      D => \dout_array[0][9]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_5\(9),
      R => ap_rst_n_inv
    );
\icmp_ln1073_reg_778_pp0_iter2_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      O => \^icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\
    );
\lshr_ln674_3_reg_990[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[1]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[0]_i_2_n_0\,
      O => D(0)
    );
\lshr_ln674_3_reg_990[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(6),
      I1 => \dout_array_reg[0]_5\(2),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(4),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(0),
      O => \lshr_ln674_3_reg_990[0]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[2]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[1]_i_2_n_0\,
      O => D(1)
    );
\lshr_ln674_3_reg_990[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(7),
      I1 => \dout_array_reg[0]_5\(3),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(5),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(1),
      O => \lshr_ln674_3_reg_990[1]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[3]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[2]_i_2_n_0\,
      O => D(2)
    );
\lshr_ln674_3_reg_990[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(8),
      I1 => \dout_array_reg[0]_5\(4),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(6),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(2),
      O => \lshr_ln674_3_reg_990[2]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[4]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[3]_i_2_n_0\,
      O => D(3)
    );
\lshr_ln674_3_reg_990[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(9),
      I1 => \dout_array_reg[0]_5\(5),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(7),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(3),
      O => \lshr_ln674_3_reg_990[3]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[5]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[4]_i_2_n_0\,
      O => D(4)
    );
\lshr_ln674_3_reg_990[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(10),
      I1 => \dout_array_reg[0]_5\(6),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(8),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(4),
      O => \lshr_ln674_3_reg_990[4]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[6]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[5]_i_2_n_0\,
      O => D(5)
    );
\lshr_ln674_3_reg_990[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(11),
      I1 => \dout_array_reg[0]_5\(7),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(9),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(5),
      O => \lshr_ln674_3_reg_990[5]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[7]_i_4_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[6]_i_2_n_0\,
      O => D(6)
    );
\lshr_ln674_3_reg_990[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(12),
      I1 => \dout_array_reg[0]_5\(8),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(10),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(6),
      O => \lshr_ln674_3_reg_990[6]_i_2_n_0\
    );
\lshr_ln674_3_reg_990[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_3_reg_990[7]_i_3_n_0\,
      I1 => \din1_cast_array_reg[0]_4\(0),
      I2 => \lshr_ln674_3_reg_990[7]_i_4_n_0\,
      O => D(7)
    );
\lshr_ln674_3_reg_990[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(14),
      I1 => \dout_array_reg[0]_5\(10),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(12),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(8),
      O => \lshr_ln674_3_reg_990[7]_i_3_n_0\
    );
\lshr_ln674_3_reg_990[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_5\(13),
      I1 => \dout_array_reg[0]_5\(9),
      I2 => \din1_cast_array_reg[0]_4\(1),
      I3 => \dout_array_reg[0]_5\(11),
      I4 => \din1_cast_array_reg[0]_4\(2),
      I5 => \dout_array_reg[0]_5\(7),
      O => \lshr_ln674_3_reg_990[7]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1 is
  port (
    buff4_reg_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \a_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal buff0_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_28 : STD_LOGIC;
  signal buff1_reg_n_29 : STD_LOGIC;
  signal buff1_reg_n_30 : STD_LOGIC;
  signal buff1_reg_n_31 : STD_LOGIC;
  signal buff1_reg_n_32 : STD_LOGIC;
  signal buff1_reg_n_33 : STD_LOGIC;
  signal buff1_reg_n_34 : STD_LOGIC;
  signal buff1_reg_n_35 : STD_LOGIC;
  signal buff1_reg_n_36 : STD_LOGIC;
  signal buff1_reg_n_37 : STD_LOGIC;
  signal buff1_reg_n_38 : STD_LOGIC;
  signal buff1_reg_n_39 : STD_LOGIC;
  signal buff1_reg_n_40 : STD_LOGIC;
  signal buff1_reg_n_41 : STD_LOGIC;
  signal buff1_reg_n_42 : STD_LOGIC;
  signal buff1_reg_n_43 : STD_LOGIC;
  signal buff1_reg_n_44 : STD_LOGIC;
  signal buff1_reg_n_45 : STD_LOGIC;
  signal buff1_reg_n_46 : STD_LOGIC;
  signal buff1_reg_n_47 : STD_LOGIC;
  signal buff1_reg_n_48 : STD_LOGIC;
  signal buff1_reg_n_49 : STD_LOGIC;
  signal buff1_reg_n_50 : STD_LOGIC;
  signal buff1_reg_n_51 : STD_LOGIC;
  signal buff1_reg_n_52 : STD_LOGIC;
  signal buff1_reg_n_53 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_106 : STD_LOGIC;
  signal buff3_reg_n_107 : STD_LOGIC;
  signal buff3_reg_n_108 : STD_LOGIC;
  signal buff3_reg_n_109 : STD_LOGIC;
  signal buff3_reg_n_110 : STD_LOGIC;
  signal buff3_reg_n_111 : STD_LOGIC;
  signal buff3_reg_n_112 : STD_LOGIC;
  signal buff3_reg_n_113 : STD_LOGIC;
  signal buff3_reg_n_114 : STD_LOGIC;
  signal buff3_reg_n_115 : STD_LOGIC;
  signal buff3_reg_n_116 : STD_LOGIC;
  signal buff3_reg_n_117 : STD_LOGIC;
  signal buff3_reg_n_118 : STD_LOGIC;
  signal buff3_reg_n_119 : STD_LOGIC;
  signal buff3_reg_n_120 : STD_LOGIC;
  signal buff3_reg_n_121 : STD_LOGIC;
  signal buff3_reg_n_122 : STD_LOGIC;
  signal buff3_reg_n_123 : STD_LOGIC;
  signal buff3_reg_n_124 : STD_LOGIC;
  signal buff3_reg_n_125 : STD_LOGIC;
  signal buff3_reg_n_126 : STD_LOGIC;
  signal buff3_reg_n_127 : STD_LOGIC;
  signal buff3_reg_n_128 : STD_LOGIC;
  signal buff3_reg_n_129 : STD_LOGIC;
  signal buff3_reg_n_130 : STD_LOGIC;
  signal buff3_reg_n_131 : STD_LOGIC;
  signal buff3_reg_n_132 : STD_LOGIC;
  signal buff3_reg_n_133 : STD_LOGIC;
  signal buff3_reg_n_134 : STD_LOGIC;
  signal buff3_reg_n_135 : STD_LOGIC;
  signal buff3_reg_n_136 : STD_LOGIC;
  signal buff3_reg_n_137 : STD_LOGIC;
  signal buff3_reg_n_138 : STD_LOGIC;
  signal buff3_reg_n_139 : STD_LOGIC;
  signal buff3_reg_n_140 : STD_LOGIC;
  signal buff3_reg_n_141 : STD_LOGIC;
  signal buff3_reg_n_142 : STD_LOGIC;
  signal buff3_reg_n_143 : STD_LOGIC;
  signal buff3_reg_n_144 : STD_LOGIC;
  signal buff3_reg_n_145 : STD_LOGIC;
  signal buff3_reg_n_146 : STD_LOGIC;
  signal buff3_reg_n_147 : STD_LOGIC;
  signal buff3_reg_n_148 : STD_LOGIC;
  signal buff3_reg_n_149 : STD_LOGIC;
  signal buff3_reg_n_150 : STD_LOGIC;
  signal buff3_reg_n_151 : STD_LOGIC;
  signal buff3_reg_n_152 : STD_LOGIC;
  signal buff3_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_62 : STD_LOGIC;
  signal buff3_reg_n_63 : STD_LOGIC;
  signal buff3_reg_n_64 : STD_LOGIC;
  signal buff3_reg_n_65 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal buff4_reg_n_58 : STD_LOGIC;
  signal buff4_reg_n_59 : STD_LOGIC;
  signal buff4_reg_n_60 : STD_LOGIC;
  signal buff4_reg_n_61 : STD_LOGIC;
  signal buff4_reg_n_62 : STD_LOGIC;
  signal buff4_reg_n_63 : STD_LOGIC;
  signal buff4_reg_n_64 : STD_LOGIC;
  signal buff4_reg_n_65 : STD_LOGIC;
  signal buff4_reg_n_66 : STD_LOGIC;
  signal buff4_reg_n_67 : STD_LOGIC;
  signal buff4_reg_n_68 : STD_LOGIC;
  signal buff4_reg_n_69 : STD_LOGIC;
  signal buff4_reg_n_70 : STD_LOGIC;
  signal buff4_reg_n_71 : STD_LOGIC;
  signal buff4_reg_n_72 : STD_LOGIC;
  signal buff4_reg_n_73 : STD_LOGIC;
  signal buff4_reg_n_74 : STD_LOGIC;
  signal buff4_reg_n_75 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff4_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(12),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(13),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(14),
      Q => a_reg0(31),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(17),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(18),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(19),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(20),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(21),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(22),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(23),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(24),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(25),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(26),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(27),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(28),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(29),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(30),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(31),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(9),
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(17),
      Q => buff0_reg(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(17),
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(27),
      Q => buff0_reg(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(27),
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(28),
      Q => buff0_reg(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(28),
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(29),
      Q => buff0_reg(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(29),
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(30),
      Q => buff0_reg(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(30),
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(31),
      Q => buff0_reg(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(31),
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(18),
      Q => buff0_reg(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(18),
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(19),
      Q => buff0_reg(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(19),
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(20),
      Q => buff0_reg(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(20),
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(21),
      Q => buff0_reg(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(21),
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(22),
      Q => buff0_reg(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(22),
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(23),
      Q => buff0_reg(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(23),
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(24),
      Q => buff0_reg(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(24),
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(25),
      Q => buff0_reg(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(25),
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(26),
      Q => buff0_reg(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(26),
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff1_reg_n_24,
      ACOUT(28) => buff1_reg_n_25,
      ACOUT(27) => buff1_reg_n_26,
      ACOUT(26) => buff1_reg_n_27,
      ACOUT(25) => buff1_reg_n_28,
      ACOUT(24) => buff1_reg_n_29,
      ACOUT(23) => buff1_reg_n_30,
      ACOUT(22) => buff1_reg_n_31,
      ACOUT(21) => buff1_reg_n_32,
      ACOUT(20) => buff1_reg_n_33,
      ACOUT(19) => buff1_reg_n_34,
      ACOUT(18) => buff1_reg_n_35,
      ACOUT(17) => buff1_reg_n_36,
      ACOUT(16) => buff1_reg_n_37,
      ACOUT(15) => buff1_reg_n_38,
      ACOUT(14) => buff1_reg_n_39,
      ACOUT(13) => buff1_reg_n_40,
      ACOUT(12) => buff1_reg_n_41,
      ACOUT(11) => buff1_reg_n_42,
      ACOUT(10) => buff1_reg_n_43,
      ACOUT(9) => buff1_reg_n_44,
      ACOUT(8) => buff1_reg_n_45,
      ACOUT(7) => buff1_reg_n_46,
      ACOUT(6) => buff1_reg_n_47,
      ACOUT(5) => buff1_reg_n_48,
      ACOUT(4) => buff1_reg_n_49,
      ACOUT(3) => buff1_reg_n_50,
      ACOUT(2) => buff1_reg_n_51,
      ACOUT(1) => buff1_reg_n_52,
      ACOUT(0) => buff1_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => D(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff1_reg_n_24,
      ACIN(28) => buff1_reg_n_25,
      ACIN(27) => buff1_reg_n_26,
      ACIN(26) => buff1_reg_n_27,
      ACIN(25) => buff1_reg_n_28,
      ACIN(24) => buff1_reg_n_29,
      ACIN(23) => buff1_reg_n_30,
      ACIN(22) => buff1_reg_n_31,
      ACIN(21) => buff1_reg_n_32,
      ACIN(20) => buff1_reg_n_33,
      ACIN(19) => buff1_reg_n_34,
      ACIN(18) => buff1_reg_n_35,
      ACIN(17) => buff1_reg_n_36,
      ACIN(16) => buff1_reg_n_37,
      ACIN(15) => buff1_reg_n_38,
      ACIN(14) => buff1_reg_n_39,
      ACIN(13) => buff1_reg_n_40,
      ACIN(12) => buff1_reg_n_41,
      ACIN(11) => buff1_reg_n_42,
      ACIN(10) => buff1_reg_n_43,
      ACIN(9) => buff1_reg_n_44,
      ACIN(8) => buff1_reg_n_45,
      ACIN(7) => buff1_reg_n_46,
      ACIN(6) => buff1_reg_n_47,
      ACIN(5) => buff1_reg_n_48,
      ACIN(4) => buff1_reg_n_49,
      ACIN(3) => buff1_reg_n_50,
      ACIN(2) => buff1_reg_n_51,
      ACIN(1) => buff1_reg_n_52,
      ACIN(0) => buff1_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => buff2_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_58,
      P(46) => buff3_reg_n_59,
      P(45) => buff3_reg_n_60,
      P(44) => buff3_reg_n_61,
      P(43) => buff3_reg_n_62,
      P(42) => buff3_reg_n_63,
      P(41) => buff3_reg_n_64,
      P(40) => buff3_reg_n_65,
      P(39) => buff3_reg_n_66,
      P(38) => buff3_reg_n_67,
      P(37) => buff3_reg_n_68,
      P(36) => buff3_reg_n_69,
      P(35) => buff3_reg_n_70,
      P(34) => buff3_reg_n_71,
      P(33) => buff3_reg_n_72,
      P(32) => buff3_reg_n_73,
      P(31) => buff3_reg_n_74,
      P(30) => buff3_reg_n_75,
      P(29) => buff3_reg_n_76,
      P(28) => buff3_reg_n_77,
      P(27) => buff3_reg_n_78,
      P(26) => buff3_reg_n_79,
      P(25) => buff3_reg_n_80,
      P(24) => buff3_reg_n_81,
      P(23) => buff3_reg_n_82,
      P(22) => buff3_reg_n_83,
      P(21) => buff3_reg_n_84,
      P(20) => buff3_reg_n_85,
      P(19) => buff3_reg_n_86,
      P(18) => buff3_reg_n_87,
      P(17) => buff3_reg_n_88,
      P(16) => buff3_reg_n_89,
      P(15) => buff3_reg_n_90,
      P(14) => buff3_reg_n_91,
      P(13) => buff3_reg_n_92,
      P(12) => buff3_reg_n_93,
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47) => buff3_reg_n_106,
      PCOUT(46) => buff3_reg_n_107,
      PCOUT(45) => buff3_reg_n_108,
      PCOUT(44) => buff3_reg_n_109,
      PCOUT(43) => buff3_reg_n_110,
      PCOUT(42) => buff3_reg_n_111,
      PCOUT(41) => buff3_reg_n_112,
      PCOUT(40) => buff3_reg_n_113,
      PCOUT(39) => buff3_reg_n_114,
      PCOUT(38) => buff3_reg_n_115,
      PCOUT(37) => buff3_reg_n_116,
      PCOUT(36) => buff3_reg_n_117,
      PCOUT(35) => buff3_reg_n_118,
      PCOUT(34) => buff3_reg_n_119,
      PCOUT(33) => buff3_reg_n_120,
      PCOUT(32) => buff3_reg_n_121,
      PCOUT(31) => buff3_reg_n_122,
      PCOUT(30) => buff3_reg_n_123,
      PCOUT(29) => buff3_reg_n_124,
      PCOUT(28) => buff3_reg_n_125,
      PCOUT(27) => buff3_reg_n_126,
      PCOUT(26) => buff3_reg_n_127,
      PCOUT(25) => buff3_reg_n_128,
      PCOUT(24) => buff3_reg_n_129,
      PCOUT(23) => buff3_reg_n_130,
      PCOUT(22) => buff3_reg_n_131,
      PCOUT(21) => buff3_reg_n_132,
      PCOUT(20) => buff3_reg_n_133,
      PCOUT(19) => buff3_reg_n_134,
      PCOUT(18) => buff3_reg_n_135,
      PCOUT(17) => buff3_reg_n_136,
      PCOUT(16) => buff3_reg_n_137,
      PCOUT(15) => buff3_reg_n_138,
      PCOUT(14) => buff3_reg_n_139,
      PCOUT(13) => buff3_reg_n_140,
      PCOUT(12) => buff3_reg_n_141,
      PCOUT(11) => buff3_reg_n_142,
      PCOUT(10) => buff3_reg_n_143,
      PCOUT(9) => buff3_reg_n_144,
      PCOUT(8) => buff3_reg_n_145,
      PCOUT(7) => buff3_reg_n_146,
      PCOUT(6) => buff3_reg_n_147,
      PCOUT(5) => buff3_reg_n_148,
      PCOUT(4) => buff3_reg_n_149,
      PCOUT(3) => buff3_reg_n_150,
      PCOUT(2) => buff3_reg_n_151,
      PCOUT(1) => buff3_reg_n_152,
      PCOUT(0) => buff3_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
buff4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => buff0_reg(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff4_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff4_reg_n_58,
      P(46) => buff4_reg_n_59,
      P(45) => buff4_reg_n_60,
      P(44) => buff4_reg_n_61,
      P(43) => buff4_reg_n_62,
      P(42) => buff4_reg_n_63,
      P(41) => buff4_reg_n_64,
      P(40) => buff4_reg_n_65,
      P(39) => buff4_reg_n_66,
      P(38) => buff4_reg_n_67,
      P(37) => buff4_reg_n_68,
      P(36) => buff4_reg_n_69,
      P(35) => buff4_reg_n_70,
      P(34) => buff4_reg_n_71,
      P(33) => buff4_reg_n_72,
      P(32) => buff4_reg_n_73,
      P(31) => buff4_reg_n_74,
      P(30) => buff4_reg_n_75,
      P(29 downto 0) => buff4_reg_0(63 downto 34),
      PATTERNBDETECT => NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff3_reg_n_106,
      PCIN(46) => buff3_reg_n_107,
      PCIN(45) => buff3_reg_n_108,
      PCIN(44) => buff3_reg_n_109,
      PCIN(43) => buff3_reg_n_110,
      PCIN(42) => buff3_reg_n_111,
      PCIN(41) => buff3_reg_n_112,
      PCIN(40) => buff3_reg_n_113,
      PCIN(39) => buff3_reg_n_114,
      PCIN(38) => buff3_reg_n_115,
      PCIN(37) => buff3_reg_n_116,
      PCIN(36) => buff3_reg_n_117,
      PCIN(35) => buff3_reg_n_118,
      PCIN(34) => buff3_reg_n_119,
      PCIN(33) => buff3_reg_n_120,
      PCIN(32) => buff3_reg_n_121,
      PCIN(31) => buff3_reg_n_122,
      PCIN(30) => buff3_reg_n_123,
      PCIN(29) => buff3_reg_n_124,
      PCIN(28) => buff3_reg_n_125,
      PCIN(27) => buff3_reg_n_126,
      PCIN(26) => buff3_reg_n_127,
      PCIN(25) => buff3_reg_n_128,
      PCIN(24) => buff3_reg_n_129,
      PCIN(23) => buff3_reg_n_130,
      PCIN(22) => buff3_reg_n_131,
      PCIN(21) => buff3_reg_n_132,
      PCIN(20) => buff3_reg_n_133,
      PCIN(19) => buff3_reg_n_134,
      PCIN(18) => buff3_reg_n_135,
      PCIN(17) => buff3_reg_n_136,
      PCIN(16) => buff3_reg_n_137,
      PCIN(15) => buff3_reg_n_138,
      PCIN(14) => buff3_reg_n_139,
      PCIN(13) => buff3_reg_n_140,
      PCIN(12) => buff3_reg_n_141,
      PCIN(11) => buff3_reg_n_142,
      PCIN(10) => buff3_reg_n_143,
      PCIN(9) => buff3_reg_n_144,
      PCIN(8) => buff3_reg_n_145,
      PCIN(7) => buff3_reg_n_146,
      PCIN(6) => buff3_reg_n_147,
      PCIN(5) => buff3_reg_n_148,
      PCIN(4) => buff3_reg_n_149,
      PCIN(3) => buff3_reg_n_150,
      PCIN(2) => buff3_reg_n_151,
      PCIN(1) => buff3_reg_n_152,
      PCIN(0) => buff3_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff4_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff4_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_105,
      Q => buff4_reg_0(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg_0(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_95,
      Q => buff4_reg_0(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg_0(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_94,
      Q => buff4_reg_0(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg_0(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_93,
      Q => buff4_reg_0(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg_0(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_92,
      Q => buff4_reg_0(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg_0(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_91,
      Q => buff4_reg_0(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg_0(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_90,
      Q => buff4_reg_0(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg_0(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_89,
      Q => buff4_reg_0(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg_0(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_104,
      Q => buff4_reg_0(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg_0(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_103,
      Q => buff4_reg_0(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg_0(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_102,
      Q => buff4_reg_0(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg_0(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_101,
      Q => buff4_reg_0(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg_0(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_100,
      Q => buff4_reg_0(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg_0(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_99,
      Q => buff4_reg_0(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg_0(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_98,
      Q => buff4_reg_0(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg_0(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_97,
      Q => buff4_reg_0(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg_0(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_96,
      Q => buff4_reg_0(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff1_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \a_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_28 : STD_LOGIC;
  signal buff1_reg_n_29 : STD_LOGIC;
  signal buff1_reg_n_30 : STD_LOGIC;
  signal buff1_reg_n_31 : STD_LOGIC;
  signal buff1_reg_n_32 : STD_LOGIC;
  signal buff1_reg_n_33 : STD_LOGIC;
  signal buff1_reg_n_34 : STD_LOGIC;
  signal buff1_reg_n_35 : STD_LOGIC;
  signal buff1_reg_n_36 : STD_LOGIC;
  signal buff1_reg_n_37 : STD_LOGIC;
  signal buff1_reg_n_38 : STD_LOGIC;
  signal buff1_reg_n_39 : STD_LOGIC;
  signal buff1_reg_n_40 : STD_LOGIC;
  signal buff1_reg_n_41 : STD_LOGIC;
  signal buff1_reg_n_42 : STD_LOGIC;
  signal buff1_reg_n_43 : STD_LOGIC;
  signal buff1_reg_n_44 : STD_LOGIC;
  signal buff1_reg_n_45 : STD_LOGIC;
  signal buff1_reg_n_46 : STD_LOGIC;
  signal buff1_reg_n_47 : STD_LOGIC;
  signal buff1_reg_n_48 : STD_LOGIC;
  signal buff1_reg_n_49 : STD_LOGIC;
  signal buff1_reg_n_50 : STD_LOGIC;
  signal buff1_reg_n_51 : STD_LOGIC;
  signal buff1_reg_n_52 : STD_LOGIC;
  signal buff1_reg_n_53 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_62 : STD_LOGIC;
  signal buff3_reg_n_63 : STD_LOGIC;
  signal buff3_reg_n_64 : STD_LOGIC;
  signal buff3_reg_n_65 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(12),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(13),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(14),
      Q => a_reg0(31),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(9),
      Q => b_reg0(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff1_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff1_reg_n_24,
      ACOUT(28) => buff1_reg_n_25,
      ACOUT(27) => buff1_reg_n_26,
      ACOUT(26) => buff1_reg_n_27,
      ACOUT(25) => buff1_reg_n_28,
      ACOUT(24) => buff1_reg_n_29,
      ACOUT(23) => buff1_reg_n_30,
      ACOUT(22) => buff1_reg_n_31,
      ACOUT(21) => buff1_reg_n_32,
      ACOUT(20) => buff1_reg_n_33,
      ACOUT(19) => buff1_reg_n_34,
      ACOUT(18) => buff1_reg_n_35,
      ACOUT(17) => buff1_reg_n_36,
      ACOUT(16) => buff1_reg_n_37,
      ACOUT(15) => buff1_reg_n_38,
      ACOUT(14) => buff1_reg_n_39,
      ACOUT(13) => buff1_reg_n_40,
      ACOUT(12) => buff1_reg_n_41,
      ACOUT(11) => buff1_reg_n_42,
      ACOUT(10) => buff1_reg_n_43,
      ACOUT(9) => buff1_reg_n_44,
      ACOUT(8) => buff1_reg_n_45,
      ACOUT(7) => buff1_reg_n_46,
      ACOUT(6) => buff1_reg_n_47,
      ACOUT(5) => buff1_reg_n_48,
      ACOUT(4) => buff1_reg_n_49,
      ACOUT(3) => buff1_reg_n_50,
      ACOUT(2) => buff1_reg_n_51,
      ACOUT(1) => buff1_reg_n_52,
      ACOUT(0) => buff1_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \out\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff1_reg_n_24,
      ACIN(28) => buff1_reg_n_25,
      ACIN(27) => buff1_reg_n_26,
      ACIN(26) => buff1_reg_n_27,
      ACIN(25) => buff1_reg_n_28,
      ACIN(24) => buff1_reg_n_29,
      ACIN(23) => buff1_reg_n_30,
      ACIN(22) => buff1_reg_n_31,
      ACIN(21) => buff1_reg_n_32,
      ACIN(20) => buff1_reg_n_33,
      ACIN(19) => buff1_reg_n_34,
      ACIN(18) => buff1_reg_n_35,
      ACIN(17) => buff1_reg_n_36,
      ACIN(16) => buff1_reg_n_37,
      ACIN(15) => buff1_reg_n_38,
      ACIN(14) => buff1_reg_n_39,
      ACIN(13) => buff1_reg_n_40,
      ACIN(12) => buff1_reg_n_41,
      ACIN(11) => buff1_reg_n_42,
      ACIN(10) => buff1_reg_n_43,
      ACIN(9) => buff1_reg_n_44,
      ACIN(8) => buff1_reg_n_45,
      ACIN(7) => buff1_reg_n_46,
      ACIN(6) => buff1_reg_n_47,
      ACIN(5) => buff1_reg_n_48,
      ACIN(4) => buff1_reg_n_49,
      ACIN(3) => buff1_reg_n_50,
      ACIN(2) => buff1_reg_n_51,
      ACIN(1) => buff1_reg_n_52,
      ACIN(0) => buff1_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff2_reg_0(31),
      B(16) => buff2_reg_0(31),
      B(15) => buff2_reg_0(31),
      B(14 downto 0) => buff2_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_58,
      P(46) => buff3_reg_n_59,
      P(45) => buff3_reg_n_60,
      P(44) => buff3_reg_n_61,
      P(43) => buff3_reg_n_62,
      P(42) => buff3_reg_n_63,
      P(41) => buff3_reg_n_64,
      P(40) => buff3_reg_n_65,
      P(39) => buff3_reg_n_66,
      P(38) => buff3_reg_n_67,
      P(37) => buff3_reg_n_68,
      P(36) => buff3_reg_n_69,
      P(35) => buff3_reg_n_70,
      P(34) => buff3_reg_n_71,
      P(33) => buff3_reg_n_72,
      P(32) => buff3_reg_n_73,
      P(31) => buff3_reg_n_74,
      P(30) => buff3_reg_n_75,
      P(29) => buff3_reg_n_76,
      P(28) => buff3_reg_n_77,
      P(27) => buff3_reg_n_78,
      P(26) => buff3_reg_n_79,
      P(25) => buff3_reg_n_80,
      P(24) => buff3_reg_n_81,
      P(23) => buff3_reg_n_82,
      P(22) => buff3_reg_n_83,
      P(21) => buff3_reg_n_84,
      P(20) => buff3_reg_n_85,
      P(19) => buff3_reg_n_86,
      P(18) => buff3_reg_n_87,
      P(17) => buff3_reg_n_88,
      P(16) => buff3_reg_n_89,
      P(15) => buff3_reg_n_90,
      P(14) => buff3_reg_n_91,
      P(13) => buff3_reg_n_92,
      P(12) => buff3_reg_n_93,
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_105,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_95,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_94,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_93,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_92,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_91,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_104,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_103,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_102,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_101,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_100,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_99,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_98,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_97,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_96,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(10),
      A(28) => A(10),
      A(27) => A(10),
      A(26) => A(10),
      A(25) => A(10),
      A(24) => A(10),
      A(23) => A(10),
      A(22) => A(10),
      A(21) => A(10),
      A(20) => A(10),
      A(19) => A(10),
      A(18) => A(10),
      A(17) => A(10),
      A(16) => A(10),
      A(15) => A(10),
      A(14) => A(10),
      A(13) => A(10),
      A(12) => A(10),
      A(11) => A(10),
      A(10 downto 0) => A(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(10),
      B(16) => B(10),
      B(15) => B(10),
      B(14) => B(10),
      B(13) => B(10),
      B(12) => B(10),
      B(11) => B(10),
      B(10 downto 0) => B(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => D(10 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35 : entity is "threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0";
end base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(10),
      A(28) => p_reg_reg_0(10),
      A(27) => p_reg_reg_0(10),
      A(26) => p_reg_reg_0(10),
      A(25) => p_reg_reg_0(10),
      A(24) => p_reg_reg_0(10),
      A(23) => p_reg_reg_0(10),
      A(22) => p_reg_reg_0(10),
      A(21) => p_reg_reg_0(10),
      A(20) => p_reg_reg_0(10),
      A(19) => p_reg_reg_0(10),
      A(18) => p_reg_reg_0(10),
      A(17) => p_reg_reg_0(10),
      A(16) => p_reg_reg_0(10),
      A(15) => p_reg_reg_0(10),
      A(14) => p_reg_reg_0(10),
      A(13) => p_reg_reg_0(10),
      A(12) => p_reg_reg_0(10),
      A(11) => p_reg_reg_0(10),
      A(10 downto 0) => p_reg_reg_0(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \in\(10),
      B(16) => \in\(10),
      B(15) => \in\(10),
      B(14) => \in\(10),
      B(13) => \in\(10),
      B(12) => \in\(10),
      B(11) => \in\(10),
      B(10 downto 0) => \in\(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => D(10 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0 is
  port (
    Axi2Mat_entry7_U0_ap_start : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Axi2AxiStream_U0_ap_ready : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_last_blk_pxl_width3_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    cols_c3_full_n : in STD_LOGIC;
    din_c1_full_n : in STD_LOGIC;
    rows_c2_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_addrbound4_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0 is
  signal \^axi2mat_entry7_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal internal_full_n_i_2_n_0 : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][31]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair119";
begin
  Axi2Mat_entry7_U0_ap_start <= \^axi2mat_entry7_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => cols_c3_full_n,
      I2 => din_c1_full_n,
      I3 => rows_c2_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => start_for_Axi2Mat_entry7_U0_full_n,
      I1 => start_once_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      O => \^internal_full_n_reg_0\
    );
ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I1 => \^shiftreg_ce\,
      I2 => ap_rst_n,
      I3 => grp_Axi2Mat_fu_82_ap_ready,
      I4 => grp_Axi2Mat_fu_82_ap_start_reg,
      O => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg
    );
ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAAAAAAAAAA"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \^shiftreg_ce\,
      I2 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I3 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      I4 => ap_done_reg_reg_0(0),
      I5 => ap_sync_last_blk_pxl_width3_U0_ap_ready,
      O => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce_0,
      I3 => internal_full_n_i_2_n_0,
      I4 => \^axi2mat_entry7_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^axi2mat_entry7_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => start_for_Axi2Mat_entry7_U0_full_n,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => internal_full_n_i_2_n_0,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__2_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I1 => grp_Axi2Mat_fu_82_ap_start_reg,
      I2 => start_for_Axi2Mat_entry7_U0_full_n,
      I3 => start_once_reg,
      O => internal_full_n_i_2_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => start_for_Axi2Mat_entry7_U0_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFBFFFBF0040"
    )
        port map (
      I0 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I1 => grp_Axi2Mat_fu_82_ap_start_reg,
      I2 => start_for_Axi2Mat_entry7_U0_full_n,
      I3 => start_once_reg,
      I4 => shiftReg_ce_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => E(0)
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDBB4244"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce_0,
      I2 => start_once_reg,
      I3 => \^internal_full_n_reg_0\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^axi2mat_entry7_u0_ap_start\,
      I1 => start_for_addrbound4_U0_full_n,
      I2 => \mOutPtr_reg[1]_0\,
      O => internal_empty_n_reg_0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0 is
  port (
    start_for_AxiStream2MatStream_U0_full_n : out STD_LOGIC;
    AxiStream2MatStream_U0_ap_start : out STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_ap_ready : out STD_LOGIC;
    ap_sync_last_blk_pxl_width3_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n4_out : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    last_blk_width_c_full_n : in STD_LOGIC;
    AxiStream2MatStream_U0_last_blk_width_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0 is
  signal \^axistream2matstream_u0_ap_start\ : STD_LOGIC;
  signal \^ap_sync_last_blk_pxl_width3_u0_ap_ready\ : STD_LOGIC;
  signal internal_empty_n4_out_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_axistream2matstream_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_ready_i_5 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair120";
begin
  AxiStream2MatStream_U0_ap_start <= \^axistream2matstream_u0_ap_start\;
  ap_sync_last_blk_pxl_width3_U0_ap_ready <= \^ap_sync_last_blk_pxl_width3_u0_ap_ready\;
  start_for_AxiStream2MatStream_U0_full_n <= \^start_for_axistream2matstream_u0_full_n\;
int_ap_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2220"
    )
        port map (
      I0 => \^ap_sync_last_blk_pxl_width3_u0_ap_ready\,
      I1 => int_ap_ready_reg,
      I2 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I3 => shiftReg_ce,
      I4 => int_ap_ready_reg_0,
      I5 => int_ap_ready_reg_1,
      O => Array2xfMat_32_0_32_32_1_U0_ap_ready
    );
int_ap_ready_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FF00"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => last_blk_width_c_full_n,
      O => \^ap_sync_last_blk_pxl_width3_u0_ap_ready\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_0\,
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => internal_empty_n4_out_0,
      I4 => \^axistream2matstream_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mOutPtr[3]_i_3_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200020"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => internal_full_n_reg_2(0),
      I5 => \^axistream2matstream_u0_ap_start\,
      O => internal_empty_n4_out_0
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => last_blk_width_c_full_n,
      I5 => AxiStream2MatStream_U0_last_blk_width_read,
      O => internal_empty_n4_out
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^axistream2matstream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axistream2matstream_u0_full_n\,
      I2 => \internal_full_n_i_2__3_n_0\,
      I3 => internal_full_n_reg_1,
      I4 => internal_full_n_reg_2(0),
      I5 => \^axistream2matstream_u0_ap_start\,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(3),
      O => \internal_full_n_i_2__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^start_for_axistream2matstream_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr[3]_i_3_n_0\,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => \mOutPtr[3]_i_3_n_0\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF002000200020"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => internal_full_n_reg_2(0),
      I5 => \^axistream2matstream_u0_ap_start\,
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00E00000"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => last_blk_width_c_full_n,
      I5 => AxiStream2MatStream_U0_last_blk_width_read,
      O => E(0)
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => \mOutPtr[3]_i_3_n_0\,
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => internal_full_n_reg_2(0),
      I1 => \^axistream2matstream_u0_ap_start\,
      I2 => \^start_for_axistream2matstream_u0_full_n\,
      I3 => start_once_reg_reg,
      I4 => grp_Axi2Mat_fu_82_ap_start_reg,
      I5 => start_once_reg_reg_0,
      O => \mOutPtr[3]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0CCCEC"
    )
        port map (
      I0 => \^start_for_axistream2matstream_u0_full_n\,
      I1 => start_once_reg_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => start_once_reg_reg_0,
      I4 => last_blk_width_c_full_n,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0 is
  port (
    start_for_Mat2AxiStream_U0_full_n : out STD_LOGIC;
    Mat2AxiStream_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_addrbound_U0_full_n : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0 is
  signal \^mat2axistream_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_mat2axistream_u0_full_n\ : STD_LOGIC;
begin
  Mat2AxiStream_U0_ap_start <= \^mat2axistream_u0_ap_start\;
  start_for_Mat2AxiStream_U0_full_n <= \^start_for_mat2axistream_u0_full_n\;
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^mat2axistream_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__19_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^mat2axistream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_mat2axistream_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__19_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^start_for_mat2axistream_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF7FFF7F0080"
    )
        port map (
      I0 => start_for_addrbound_U0_full_n,
      I1 => \^start_for_mat2axistream_u0_full_n\,
      I2 => grp_Mat2Axi_fu_60_ap_start_reg,
      I3 => start_once_reg,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 is
  port (
    start_for_Threshold_0_0_32_32_1_U0_full_n : out STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 is
  signal \^threshold_0_0_32_32_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__34_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__34_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_0\ : STD_LOGIC;
  signal \^start_for_threshold_0_0_32_32_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__10\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair388";
begin
  Threshold_0_0_32_32_1_U0_ap_start <= \^threshold_0_0_32_32_1_u0_ap_start\;
  start_for_Threshold_0_0_32_32_1_U0_full_n <= \^start_for_threshold_0_0_32_32_1_u0_full_n\;
\internal_empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \internal_empty_n_i_2__12_n_0\,
      I1 => ap_rst_n,
      I2 => mOutPtr110_out,
      I3 => mOutPtr(2),
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__34_n_0\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      I3 => \^threshold_0_0_32_32_1_u0_ap_start\,
      O => \internal_empty_n_i_2__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__34_n_0\,
      Q => \^threshold_0_0_32_32_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__10_n_0\,
      I1 => \internal_full_n__1\,
      I2 => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__34_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__10_n_0\
    );
\internal_full_n_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__34_n_0\,
      Q => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[2]_i_3_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^threshold_0_0_32_32_1_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BF404040404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^threshold_0_0_32_32_1_u0_ap_start\,
      O => \mOutPtr[2]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0 is
  port (
    start_for_addrbound4_U0_full_n : out STD_LOGIC;
    addrbound4_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Axi2Mat_entry7_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0 is
  signal \^addrbound4_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_addrbound4_u0_full_n\ : STD_LOGIC;
begin
  addrbound4_U0_ap_start <= \^addrbound4_u0_ap_start\;
  start_for_addrbound4_U0_full_n <= \^start_for_addrbound4_u0_full_n\;
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => Q(0),
      I3 => \internal_full_n_i_2__0_n_0\,
      I4 => \^addrbound4_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^addrbound4_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_addrbound4_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \internal_full_n_i_2__0_n_0\,
      I5 => \internal_full_n_i_3__0_n_0\,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_addrbound4_u0_full_n\,
      I1 => Axi2Mat_entry7_U0_ap_start,
      I2 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_2__0_n_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addrbound4_u0_ap_start\,
      I1 => Q(0),
      O => \internal_full_n_i_3__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^start_for_addrbound4_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^addrbound4_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_addrbound4_u0_full_n\,
      I3 => Axi2Mat_entry7_U0_ap_start,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => Q(0),
      I4 => \^addrbound4_u0_ap_start\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0 is
  port (
    start_for_addrbound_U0_full_n : out STD_LOGIC;
    addrbound_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    start_for_Mat2AxiStream_U0_full_n : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0 is
  signal \^addrbound_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_addrbound_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair449";
begin
  addrbound_U0_ap_start <= \^addrbound_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_addrbound_U0_full_n <= \^start_for_addrbound_u0_full_n\;
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => Q(0),
      I3 => \^internal_full_n_reg_0\,
      I4 => \^addrbound_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__20_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^addrbound_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_addrbound_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \^internal_full_n_reg_0\,
      I5 => \internal_full_n_i_2__7_n_0\,
      O => \internal_full_n_i_1__20_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addrbound_u0_ap_start\,
      I1 => Q(0),
      O => \internal_full_n_i_2__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^start_for_addrbound_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^addrbound_u0_ap_start\,
      I1 => Q(0),
      I2 => \^internal_full_n_reg_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^internal_full_n_reg_0\,
      I2 => Q(0),
      I3 => \^addrbound_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^start_for_addrbound_u0_full_n\,
      I1 => start_for_Mat2AxiStream_U0_full_n,
      I2 => grp_Mat2Axi_fu_60_ap_start_reg,
      I3 => start_once_reg,
      O => \^internal_full_n_reg_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0 is
  port (
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n : out STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0 is
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__35_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__35_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__11_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2array_32_0_32_32_1_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair389";
begin
  start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n <= \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\;
  xfMat2Array_32_0_32_32_1_1_U0_ap_start <= \^xfmat2array_32_0_32_32_1_1_u0_ap_start\;
int_ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => Q(0),
      I2 => Threshold_0_0_32_32_1_U0_ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFFFF"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      I1 => int_ap_idle_reg(0),
      I2 => ap_start,
      I3 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      I4 => int_ap_idle_reg_0(0),
      O => int_ap_idle_i_2_n_0
    );
\internal_empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E000E0A0E0A0E0"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      I1 => \internal_full_n_i_2__11_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__11_n_0\,
      O => \internal_empty_n_i_1__35_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__35_n_0\,
      Q => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_0\,
      I1 => \internal_full_n_i_3__11_n_0\,
      I2 => mOutPtr(1),
      I3 => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__35_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I2 => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__11_n_0\
    );
\internal_full_n_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__35_n_0\,
      Q => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I2 => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[2]_i_3__0_n_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3__0_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I1 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_xfmat2array_32_0_32_32_1_1_u0_full_n\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      I4 => \^xfmat2array_32_0_32_32_1_1_u0_ap_start\,
      O => \mOutPtr[2]_i_3__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S is
  port (
    cols_c_full_n : out STD_LOGIC;
    cols_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    B : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S is
  signal \^cols_c_empty_n\ : STD_LOGIC;
  signal \^cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair444";
begin
  cols_c_empty_n <= \^cols_c_empty_n\;
  cols_c_full_n <= \^cols_c_full_n\;
U_threshold_accel_fifo_w11_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11
     port map (
      B(10 downto 0) => B(10 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[0][10]_1\(10 downto 0) => \SRL_SIG_reg[0][10]_0\(10 downto 0),
      ap_clk => ap_clk,
      p_reg_reg(1) => \mOutPtr_reg_n_0_[1]\,
      p_reg_reg(0) => \mOutPtr_reg_n_0_[0]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => internal_full_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^cols_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^cols_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_full_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__16_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__16_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9 is
  port (
    rows_c_full_n : out STD_LOGIC;
    rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    A : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9 : entity is "threshold_accel_fifo_w11_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9 is
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rows_c_empty_n\ : STD_LOGIC;
  signal \^rows_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__15\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair448";
begin
  rows_c_empty_n <= \^rows_c_empty_n\;
  rows_c_full_n <= \^rows_c_full_n\;
U_threshold_accel_fifo_w11_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg
     port map (
      A(10 downto 0) => A(10 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[0][10]_1\(1 downto 0) => \SRL_SIG_reg[0][10]_0\(1 downto 0),
      ap_clk => ap_clk,
      p_reg_reg(1) => \mOutPtr_reg_n_0_[1]\,
      p_reg_reg(0) => \mOutPtr_reg_n_0_[0]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^rows_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^rows_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_empty_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__15_n_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S is
  port (
    cols_c3_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    din_c_full_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    rows_c2_empty_n : in STD_LOGIC;
    din_c1_empty_n : in STD_LOGIC;
    din_c1_full_n : in STD_LOGIC;
    rows_c2_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Axi2Mat_entry7_U0_ap_start : in STD_LOGIC;
    start_for_addrbound4_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S is
  signal cols_c3_empty_n : STD_LOGIC;
  signal \^cols_c3_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair106";
begin
  cols_c3_full_n <= \^cols_c3_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_threshold_accel_fifo_w32_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      cols_c3_empty_n => cols_c3_empty_n,
      cols_c_full_n => cols_c_full_n,
      din_c1_empty_n => din_c1_empty_n,
      din_c_full_n => din_c_full_n,
      internal_empty_n_reg => \^internal_empty_n_reg_0\,
      rows_c2_empty_n => rows_c2_empty_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => cols_c3_empty_n,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => cols_c3_empty_n,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^cols_c3_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^cols_c3_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => \^cols_c3_full_n\,
      I1 => din_c1_full_n,
      I2 => rows_c2_full_n,
      I3 => start_once_reg_reg,
      I4 => start_once_reg,
      O => internal_full_n_reg_0
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB80"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => Axi2Mat_entry7_U0_ap_start,
      I2 => start_for_addrbound4_U0_full_n,
      I3 => start_once_reg_reg_0,
      O => internal_empty_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22 is
  port (
    cols_c_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    rows_c15_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols_c16_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22 : entity is "threshold_accel_fifo_w32_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22 is
  signal cols_c_empty_n : STD_LOGIC;
  signal \^cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair107";
begin
  cols_c_full_n <= \^cols_c_full_n\;
\SRL_SIG_reg[3][0]_srl4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => cols_c_empty_n,
      I1 => rows_c15_full_n,
      I2 => Q(0),
      I3 => cols_c16_full_n,
      O => internal_empty_n_reg_0
    );
U_threshold_accel_fifo_w32_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => cols_c_empty_n,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => cols_c_empty_n,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^cols_c_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23 is
  port (
    ldata_full_n : out STD_LOGIC;
    ldata_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23 : entity is "threshold_accel_fifo_w32_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23 is
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \^ldata_empty_n\ : STD_LOGIC;
  signal \^ldata_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair114";
begin
  ldata_empty_n <= \^ldata_empty_n\;
  ldata_full_n <= \^ldata_full_n\;
U_threshold_accel_fifo_w32_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      \tmp_8_reg_914_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_8_reg_914_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF00000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^ldata_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^ldata_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^ldata_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^ldata_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26 is
  port (
    rows_c2_full_n : out STD_LOGIC;
    rows_c2_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26 : entity is "threshold_accel_fifo_w32_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rows_c2_empty_n\ : STD_LOGIC;
  signal \^rows_c2_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair117";
begin
  rows_c2_empty_n <= \^rows_c2_empty_n\;
  rows_c2_full_n <= \^rows_c2_full_n\;
U_threshold_accel_fifo_w32_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => \^rows_c2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^rows_c2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^rows_c2_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^rows_c2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27 is
  port (
    rows_c_full_n : out STD_LOGIC;
    rows_c_empty_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27 : entity is "threshold_accel_fifo_w32_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27 is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rows_c_empty_n\ : STD_LOGIC;
  signal \^rows_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair118";
begin
  rows_c_empty_n <= \^rows_c_empty_n\;
  rows_c_full_n <= \^rows_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => \^rows_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^rows_c_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x is
  port (
    cols_c_i_full_n : out STD_LOGIC;
    cols_c_i_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MatStream2AxiStream_U0_cols_bound_per_npc_read : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x is
  signal \^cols_c_i_empty_n\ : STD_LOGIC;
  signal \^cols_c_i_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair430";
begin
  cols_c_i_empty_n <= \^cols_c_i_empty_n\;
  cols_c_i_full_n <= \^cols_c_i_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I3 => E(0),
      I4 => \^cols_c_i_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__23_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_0\,
      Q => \^cols_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^cols_c_i_full_n\,
      I3 => ap_rst_n,
      I4 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I5 => E(0),
      O => \internal_full_n_i_1__23_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_0\,
      Q => \^cols_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => E(0),
      I1 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__13_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[1]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0 is
  port (
    cols_c13_full_n : out STD_LOGIC;
    cols_c13_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cols_c13_empty_n\ : STD_LOGIC;
  signal \^cols_c13_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair443";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  cols_c13_empty_n <= \^cols_c13_empty_n\;
  cols_c13_full_n <= \^cols_c13_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12
     port map (
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][31]_0\(20 downto 0) => \SRL_SIG_reg[0][31]\(20 downto 0),
      \SRL_SIG_reg[0][31]_1\(20 downto 0) => \SRL_SIG_reg[0][31]_0\(20 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => \^cols_c13_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^cols_c13_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^cols_c13_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__18_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^cols_c13_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__14_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__14_n_0\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => \^q\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6 is
  port (
    ldata_full_n : out STD_LOGIC;
    ldata_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6 : entity is "threshold_accel_fifo_w32_d2_S_x0";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6 is
  signal \internal_empty_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_0\ : STD_LOGIC;
  signal \^ldata_empty_n\ : STD_LOGIC;
  signal \^ldata_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair446";
begin
  ldata_empty_n <= \^ldata_empty_n\;
  ldata_full_n <= \^ldata_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      \tmp_reg_182_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_reg_182_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF00000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => internal_empty_n_reg_0,
      I4 => \^ldata_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__24_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_0\,
      Q => \^ldata_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDDDDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ldata_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__24_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_0\,
      Q => \^ldata_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_11_in,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => p_11_in,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8 is
  port (
    rows_c12_full_n : out STD_LOGIC;
    rows_c12_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    grp_Mat2Axi_fu_60_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    cols_c13_full_n : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    dout_c_full_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Mat2AxiStream_U0_full_n : in STD_LOGIC;
    start_for_addrbound_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8 : entity is "threshold_accel_fifo_w32_d2_S_x0";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \^rows_c12_empty_n\ : STD_LOGIC;
  signal \^rows_c12_full_n\ : STD_LOGIC;
  signal start_once_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair447";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  rows_c12_empty_n <= \^rows_c12_empty_n\;
  rows_c12_full_n <= \^rows_c12_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg
     port map (
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][31]_0\(20 downto 0) => \SRL_SIG_reg[0][31]\(20 downto 0),
      \SRL_SIG_reg[0][31]_1\(20 downto 0) => \SRL_SIG_reg[0][31]_0\(20 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => \^rows_c12_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => \^rows_c12_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^rows_c12_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__17_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => \^rows_c12_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \mOutPtr[1]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__3_n_0\,
      Q => \^q\(1),
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B0B0B0"
    )
        port map (
      I0 => start_once_reg_i_2_n_0,
      I1 => grp_Mat2Axi_fu_60_ap_start_reg,
      I2 => start_once_reg,
      I3 => start_for_Mat2AxiStream_U0_full_n,
      I4 => start_for_addrbound_U0_full_n,
      O => grp_Mat2Axi_fu_60_ap_start_reg_reg
    );
start_once_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^rows_c12_full_n\,
      I1 => cols_c13_full_n,
      I2 => rows_c_full_n,
      I3 => dout_c_full_n,
      I4 => cols_c_full_n,
      O => start_once_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1 is
  port (
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    in_mat_cols_c10_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_rows_c9_full_n : in STD_LOGIC;
    img_inp_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1 is
  signal \^array2xfmat_32_0_32_32_1_u0_srcptr_read\ : STD_LOGIC;
  signal \^in_mat_cols_c10_empty_n\ : STD_LOGIC;
  signal in_mat_cols_c10_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__32_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__32_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__18_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__22\ : label is "soft_lutpair377";
begin
  Array2xfMat_32_0_32_32_1_U0_srcPtr_read <= \^array2xfmat_32_0_32_32_1_u0_srcptr_read\;
  in_mat_cols_c10_empty_n <= \^in_mat_cols_c10_empty_n\;
U_threshold_accel_fifo_w32_d2_S_x1_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      img_inp_c_empty_n => img_inp_c_empty_n,
      in_mat_cols_c10_full_n => in_mat_cols_c10_full_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      internal_full_n_reg => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      \width_reg_177_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \width_reg_177_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__6_n_0\,
      I2 => \^in_mat_cols_c10_empty_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__32_n_0\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      I1 => in_mat_rows_c9_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      I1 => in_mat_cols_c10_full_n,
      O => \internal_empty_n_i_2__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__32_n_0\,
      Q => \^in_mat_cols_c10_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__18_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => in_mat_cols_c10_full_n,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__32_n_0\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^in_mat_cols_c10_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => in_mat_cols_c10_full_n,
      I3 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      O => \internal_full_n_i_2__18_n_0\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Threshold_0_0_32_32_1_U0_maxval_read,
      I1 => \^in_mat_cols_c10_empty_n\,
      I2 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      I3 => in_mat_cols_c10_full_n,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__32_n_0\,
      Q => in_mat_cols_c10_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^in_mat_cols_c10_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => in_mat_cols_c10_full_n,
      I3 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__22_n_0\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^array2xfmat_32_0_32_32_1_u0_srcptr_read\,
      I2 => in_mat_cols_c10_full_n,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^in_mat_cols_c10_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__19_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0 is
  port (
    in_mat_cols_c_empty_n : out STD_LOGIC;
    in_mat_cols_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0 : entity is "threshold_accel_fifo_w32_d2_S_x1";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0 is
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__28_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__28_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__18\ : label is "soft_lutpair379";
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x1_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20
     port map (
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_cols_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0)
    );
\internal_empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__28_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__28_n_0\,
      Q => \^in_mat_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__28_n_0\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^in_mat_cols_c_empty_n\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^in_mat_cols_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__13_n_0\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I1 => \^in_mat_cols_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^in_mat_cols_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__28_n_0\,
      Q => \^in_mat_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^in_mat_cols_c_empty_n\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^in_mat_cols_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__18_n_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^in_mat_cols_c_full_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \^in_mat_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__15_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1 is
  port (
    in_mat_rows_c9_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Threshold_0_0_32_32_1_U0_maxval_read : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c10_empty_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    maxval_c_empty_n : in STD_LOGIC;
    thresh_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1 : entity is "threshold_accel_fifo_w32_d2_S_x1";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1 is
  signal \^threshold_0_0_32_32_1_u0_maxval_read\ : STD_LOGIC;
  signal in_mat_rows_c9_empty_n : STD_LOGIC;
  signal \^in_mat_rows_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__31_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__31_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__19_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_V_reg_99[12]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__19\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__21\ : label is "soft_lutpair381";
begin
  Threshold_0_0_32_32_1_U0_maxval_read <= \^threshold_0_0_32_32_1_u0_maxval_read\;
  in_mat_rows_c9_full_n <= \^in_mat_rows_c9_full_n\;
U_threshold_accel_fifo_w32_d2_S_x1_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_rows_c9_full_n\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \height_reg_182_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \height_reg_182_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => in_mat_rows_c9_empty_n,
      I1 => in_mat_cols_c10_empty_n,
      I2 => Q(0),
      I3 => Threshold_0_0_32_32_1_U0_ap_start,
      I4 => maxval_c_empty_n,
      I5 => thresh_c_empty_n,
      O => \^threshold_0_0_32_32_1_u0_maxval_read\
    );
\i_V_reg_99[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I1 => Q(1),
      O => SR(0)
    );
\internal_empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => in_mat_rows_c9_empty_n,
      I3 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__31_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__31_n_0\,
      Q => in_mat_rows_c9_empty_n,
      R => '0'
    );
\internal_full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__19_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_rows_c9_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__31_n_0\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => in_mat_rows_c9_empty_n,
      I1 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      O => \internal_full_n_i_2__19_n_0\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I1 => in_mat_rows_c9_empty_n,
      I2 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I3 => \^in_mat_rows_c9_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__31_n_0\,
      Q => \^in_mat_rows_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => in_mat_rows_c9_empty_n,
      I1 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__21_n_0\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I4 => in_mat_rows_c9_empty_n,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__18_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    in_mat_rows_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2 : entity is "threshold_accel_fifo_w32_d2_S_x1";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2 is
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__27_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__27_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__17\ : label is "soft_lutpair383";
begin
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x1_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg
     port map (
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_rows_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      \in\(31 downto 0) => \in\(31 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      internal_empty_n_reg => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => in_mat_rows_c_empty_n,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__27_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__27_n_0\,
      Q => in_mat_rows_c_empty_n,
      R => '0'
    );
\internal_full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__12_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__27_n_0\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => in_mat_rows_c_empty_n,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^in_mat_rows_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__12_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I1 => in_mat_rows_c_empty_n,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^in_mat_rows_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__27_n_0\,
      Q => \^in_mat_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => in_mat_rows_c_empty_n,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^in_mat_rows_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__17_n_0\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^in_mat_rows_c_full_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => in_mat_rows_c_empty_n,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__14_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14 is
  port (
    rows_c_i_full_n : out STD_LOGIC;
    rows_c_i_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    MatStream2AxiStream_U0_cols_bound_per_npc_read : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14 : entity is "threshold_accel_fifo_w32_d2_S_x";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14 is
  signal \internal_empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rows_c_i_empty_n\ : STD_LOGIC;
  signal \^rows_c_i_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair432";
begin
  rows_c_i_empty_n <= \^rows_c_i_empty_n\;
  rows_c_i_full_n <= \^rows_c_i_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg
     port map (
      A(16 downto 0) => A(16 downto 0),
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][31]_0\(14 downto 0) => \SRL_SIG_reg[0][31]\(14 downto 0),
      \SRL_SIG_reg[0][31]_1\(31 downto 0) => \SRL_SIG_reg[0][31]_0\(31 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I3 => E(0),
      I4 => \^rows_c_i_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__22_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_0\,
      Q => \^rows_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^rows_c_i_full_n\,
      I3 => ap_rst_n,
      I4 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I5 => E(0),
      O => \internal_full_n_i_1__22_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_0\,
      Q => \^rows_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => E(0),
      I1 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[1]_i_2__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S is
  port (
    cols_c16_full_n : out STD_LOGIC;
    cols_c16_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AxiStream2MatStream_U0_last_blk_width_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S is
  signal \^cols_c16_empty_n\ : STD_LOGIC;
  signal \^cols_c16_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair104";
begin
  cols_c16_empty_n <= \^cols_c16_empty_n\;
  cols_c16_full_n <= \^cols_c16_full_n\;
U_threshold_accel_fifo_w32_d4_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__2_n_0\,
      I1 => mOutPtr(2),
      I2 => AxiStream2MatStream_U0_last_blk_width_read,
      I3 => shiftReg_ce,
      I4 => \^cols_c16_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => shiftReg_ce,
      I3 => AxiStream2MatStream_U0_last_blk_width_read,
      O => \internal_empty_n_i_2__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^cols_c16_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^cols_c16_full_n\,
      I3 => ap_rst_n,
      I4 => AxiStream2MatStream_U0_last_blk_width_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__10_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^cols_c16_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => AxiStream2MatStream_U0_last_blk_width_read,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => AxiStream2MatStream_U0_last_blk_width_read,
      I3 => mOutPtr(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25 is
  port (
    rows_c15_full_n : out STD_LOGIC;
    rows_c15_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    AxiStream2MatStream_U0_last_blk_width_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25 : entity is "threshold_accel_fifo_w32_d4_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25 is
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \^rows_c15_empty_n\ : STD_LOGIC;
  signal \^rows_c15_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair115";
begin
  rows_c15_empty_n <= \^rows_c15_empty_n\;
  rows_c15_full_n <= \^rows_c15_full_n\;
U_threshold_accel_fifo_w32_d4_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__3_n_0\,
      I1 => mOutPtr(2),
      I2 => AxiStream2MatStream_U0_last_blk_width_read,
      I3 => shiftReg_ce,
      I4 => \^rows_c15_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => shiftReg_ce,
      I3 => AxiStream2MatStream_U0_last_blk_width_read,
      O => \internal_empty_n_i_2__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^rows_c15_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^rows_c15_full_n\,
      I3 => ap_rst_n,
      I4 => AxiStream2MatStream_U0_last_blk_width_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^rows_c15_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => AxiStream2MatStream_U0_last_blk_width_read,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => AxiStream2MatStream_U0_last_blk_width_read,
      I3 => mOutPtr(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[2]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x is
  port (
    out_mat_cols_c_full_n : out STD_LOGIC;
    out_mat_cols_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x is
  signal \internal_empty_n_i_1__37_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__37_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__8_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^out_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^out_mat_cols_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__15\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair386";
begin
  out_mat_cols_c_empty_n <= \^out_mat_cols_c_empty_n\;
  out_mat_cols_c_full_n <= \^out_mat_cols_c_full_n\;
U_threshold_accel_fifo_w32_d4_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \srcMat_cols_read_reg_84_reg[0]\ => \^out_mat_cols_c_full_n\,
      \srcMat_cols_read_reg_84_reg[0]_0\ => \mOutPtr_reg[0]_0\
    );
\internal_empty_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^out_mat_cols_c_empty_n\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__8_n_0\,
      O => \internal_empty_n_i_1__37_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__37_n_0\,
      Q => \^out_mat_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_0\,
      I1 => \internal_full_n_i_3__8_n_0\,
      I2 => mOutPtr(1),
      I3 => \^out_mat_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__37_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^out_mat_cols_c_empty_n\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I2 => \^out_mat_cols_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__15_n_0\
    );
\internal_full_n_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__37_n_0\,
      Q => \^out_mat_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^out_mat_cols_c_empty_n\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I2 => \^out_mat_cols_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^out_mat_cols_c_full_n\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => \^out_mat_cols_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => \^out_mat_cols_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4 is
  port (
    out_mat_rows_c_full_n : out STD_LOGIC;
    out_mat_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4 : entity is "threshold_accel_fifo_w32_d4_S_x";
end base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4 is
  signal \internal_empty_n_i_1__38_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__38_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__7_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^out_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^out_mat_rows_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__16\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair387";
begin
  out_mat_rows_c_empty_n <= \^out_mat_rows_c_empty_n\;
  out_mat_rows_c_full_n <= \^out_mat_rows_c_full_n\;
U_threshold_accel_fifo_w32_d4_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \srcMat_rows_read_reg_79_reg[0]\ => \^out_mat_rows_c_full_n\,
      \srcMat_rows_read_reg_79_reg[0]_0\ => \mOutPtr_reg[0]_0\
    );
\internal_empty_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^out_mat_rows_c_empty_n\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__7_n_0\,
      O => \internal_empty_n_i_1__38_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__38_n_0\,
      Q => \^out_mat_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_0\,
      I1 => \internal_full_n_i_3__7_n_0\,
      I2 => mOutPtr(1),
      I3 => \^out_mat_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__38_n_0\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^out_mat_rows_c_empty_n\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I2 => \^out_mat_rows_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__16_n_0\
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__38_n_0\,
      Q => \^out_mat_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^out_mat_rows_c_empty_n\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I2 => \^out_mat_rows_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^out_mat_rows_c_full_n\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => \^out_mat_rows_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      I4 => \^out_mat_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S is
  port (
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    last_blk_pxl_width13_U0_ap_continue : out STD_LOGIC;
    MatStream2AxiStream_U0_ap_start : out STD_LOGIC;
    MatStream2AxiStream_U0_cols_bound_per_npc_read : out STD_LOGIC;
    p_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rows_c_i_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols_c_i_empty_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S is
  signal \^matstream2axistream_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_0\ : STD_LOGIC;
  signal \^last_blk_pxl_width13_u0_ap_continue\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  MatStream2AxiStream_U0_ap_start <= \^matstream2axistream_u0_ap_start\;
  last_blk_pxl_width13_U0_ap_continue <= \^last_blk_pxl_width13_u0_ap_continue\;
U_threshold_accel_fifo_w4_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg
     port map (
      E(0) => E(0),
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][3]_1\ => \SRL_SIG_reg[0][3]_0\,
      \SRL_SIG_reg[1][3]_0\ => \^last_blk_pxl_width13_u0_ap_continue\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \last_blk_width_read_reg_388_reg[3]\ => \mOutPtr_reg_n_0_[1]\,
      \last_blk_width_read_reg_388_reg[3]_0\ => \mOutPtr_reg_n_0_[0]\,
      p_channel_dout(0) => p_channel_dout(0)
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => shiftReg_ce,
      I4 => \^matstream2axistream_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__21_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_0\,
      Q => \^matstream2axistream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^last_blk_pxl_width13_u0_ap_continue\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__21_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_0\,
      Q => \^last_blk_pxl_width13_u0_ap_continue\,
      R => '0'
    );
\localbuffer_V_fu_80[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^matstream2axistream_u0_ap_start\,
      I1 => rows_c_i_empty_n,
      I2 => Q(0),
      I3 => cols_c_i_empty_n,
      O => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9995666A"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^last_blk_pxl_width13_u0_ap_continue\,
      I2 => E(0),
      I3 => ap_done_reg,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA57FF0155A800"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_done_reg,
      I2 => E(0),
      I3 => \^last_blk_pxl_width13_u0_ap_continue\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S is
  port (
    last_blk_width_c_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_blk_width_c_full_n : out STD_LOGIC;
    last_blk_width_c_empty_n : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Axi2Mat_fu_82_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0 : in STD_LOGIC;
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Axi2AxiStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AxiStream2MatStream_U0_last_blk_width_read : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_for_AxiStream2MatStream_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S is
  signal ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0 : STD_LOGIC;
  signal \^grp_axi2mat_fu_82_ap_ready\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^last_blk_width_c_empty_n\ : STD_LOGIC;
  signal \^last_blk_width_c_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair112";
begin
  grp_Axi2Mat_fu_82_ap_ready <= \^grp_axi2mat_fu_82_ap_ready\;
  last_blk_width_c_empty_n <= \^last_blk_width_c_empty_n\;
  last_blk_width_c_full_n <= \^last_blk_width_c_full_n\;
U_threshold_accel_fifo_w4_d6_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      last_blk_width_c_dout(0) => last_blk_width_c_dout(0),
      \last_blk_width_read_reg_746_reg[3]\ => \^last_blk_width_c_full_n\,
      \last_blk_width_read_reg_746_reg[3]_0\ => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
      \last_blk_width_read_reg_746_reg[3]_1\ => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0,
      shiftReg_ce_0 => shiftReg_ce_0,
      start_for_AxiStream2MatStream_U0_full_n => start_for_AxiStream2MatStream_U0_full_n
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005400"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I1 => \^grp_axi2mat_fu_82_ap_ready\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => Q(1),
      I4 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
      I5 => Q(0),
      O => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
      I2 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1(0),
      I3 => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      I4 => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      I5 => shiftReg_ce,
      O => \^grp_axi2mat_fu_82_ap_ready\
    );
ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^grp_axi2mat_fu_82_ap_ready\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => Q(1),
      I4 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
      O => ap_rst_n_0
    );
ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECECECCC"
    )
        port map (
      I0 => \^last_blk_width_c_full_n\,
      I1 => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
      I2 => grp_Axi2Mat_fu_82_ap_start_reg,
      I3 => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0,
      I4 => start_for_AxiStream2MatStream_U0_full_n,
      I5 => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0,
      O => internal_full_n_reg_0
    );
ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Axi2Mat_fu_82_ap_start_reg,
      I1 => \^grp_axi2mat_fu_82_ap_ready\,
      I2 => ap_rst_n,
      O => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0
    );
grp_Axi2Mat_fu_82_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => Q(1),
      I1 => \^grp_axi2mat_fu_82_ap_ready\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => grp_Axi2Mat_fu_82_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_0\,
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => internal_empty_n4_out,
      I4 => \^last_blk_width_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => AxiStream2MatStream_U0_last_blk_width_read,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^last_blk_width_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^last_blk_width_c_full_n\,
      I2 => \internal_full_n_i_2__1_n_0\,
      I3 => shiftReg_ce_0,
      I4 => AxiStream2MatStream_U0_last_blk_width_read,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \internal_full_n_i_2__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^last_blk_width_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => AxiStream2MatStream_U0_last_blk_width_read,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => shiftReg_ce_0,
      I2 => AxiStream2MatStream_U0_last_blk_width_read,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAAAAA96AAA"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => AxiStream2MatStream_U0_last_blk_width_read,
      I5 => shiftReg_ce_0,
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S is
  port (
    din_c1_full_n : out STD_LOGIC;
    din_c1_empty_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S is
  signal \^din_c1_empty_n\ : STD_LOGIC;
  signal \^din_c1_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair108";
begin
  din_c1_empty_n <= \^din_c1_empty_n\;
  din_c1_full_n <= \^din_c1_full_n\;
U_threshold_accel_fifo_w64_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg
     port map (
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][63]_0\(61 downto 0) => \SRL_SIG_reg[0][63]\(61 downto 0),
      ap_clk => ap_clk,
      \in\(61 downto 0) => \in\(61 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => shiftReg_ce,
      I3 => shiftReg_ce_0,
      I4 => \^din_c1_empty_n\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^din_c1_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^din_c1_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^din_c1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x is
  port (
    img_inp_c_empty_n : out STD_LOGIC;
    img_inp_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][63]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x is
  signal \^img_inp_c_empty_n\ : STD_LOGIC;
  signal \^img_inp_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__29_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__29_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__19\ : label is "soft_lutpair375";
begin
  img_inp_c_empty_n <= \^img_inp_c_empty_n\;
  img_inp_c_full_n <= \^img_inp_c_full_n\;
U_threshold_accel_fifo_w64_d2_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg
     port map (
      \SRL_SIG_reg[1][2]_0\ => \^img_inp_c_full_n\,
      \SRL_SIG_reg[1][2]_1\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][63]_0\(61 downto 0) => \SRL_SIG_reg[1][63]\(61 downto 0),
      ap_clk => ap_clk,
      if_din(61 downto 0) => if_din(61 downto 0),
      \srcPtr_read_reg_96_reg[2]\ => \mOutPtr_reg_n_0_[0]\,
      \srcPtr_read_reg_96_reg[2]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_inp_c_empty_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__29_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__29_n_0\,
      Q => \^img_inp_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^img_inp_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__29_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^img_inp_c_empty_n\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^img_inp_c_full_n\,
      I3 => \SRL_SIG_reg[1][2]\,
      O => \internal_full_n_i_2__14_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I1 => \^img_inp_c_empty_n\,
      I2 => \SRL_SIG_reg[1][2]\,
      I3 => \^img_inp_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__29_n_0\,
      Q => \^img_inp_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_inp_c_empty_n\,
      I1 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I2 => \^img_inp_c_full_n\,
      I3 => \SRL_SIG_reg[1][2]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__19_n_0\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \SRL_SIG_reg[1][2]\,
      I2 => \^img_inp_c_full_n\,
      I3 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      I4 => \^img_inp_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__16_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S is
  port (
    din_c_full_n : out STD_LOGIC;
    din_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S is
  signal \^din_c_empty_n\ : STD_LOGIC;
  signal \^din_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_0 : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair109";
begin
  din_c_empty_n <= \^din_c_empty_n\;
  din_c_full_n <= \^din_c_full_n\;
U_threshold_accel_fifo_w64_d4_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(61 downto 0) => \in\(61 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(61 downto 0) => \out\(61 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => internal_empty_n_i_2_n_0,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^din_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[2]_0\,
      O => internal_empty_n_i_2_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^din_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^din_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_full_n_i_1__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^din_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => shiftReg_ce,
      I2 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x is
  port (
    dout_c_full_n : out STD_LOGIC;
    dout_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \gmem2_addr_reg_167_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    AxiStream2Axi_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x is
  signal \^dout_c_empty_n\ : STD_LOGIC;
  signal \^dout_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair445";
begin
  dout_c_empty_n <= \^dout_c_empty_n\;
  dout_c_full_n <= \^dout_c_full_n\;
U_threshold_accel_fifo_w64_d4_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg
     port map (
      ap_clk => ap_clk,
      \gmem2_addr_reg_167_reg[61]\(61 downto 0) => \gmem2_addr_reg_167_reg[61]\(61 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(61 downto 0) => \out\(61 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__4_n_0\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^dout_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__14_n_0\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[2]_0\,
      O => \internal_empty_n_i_2__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^dout_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dout_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_full_n_i_1__14_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^dout_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF7FFF7F0080"
    )
        port map (
      I0 => \^dout_c_empty_n\,
      I1 => AxiStream2Axi_U0_ap_start,
      I2 => Q(0),
      I3 => ap_done_reg,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0 is
  port (
    img_out_c_empty_n : out STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    internal_full_n_reg_3 : out STD_LOGIC;
    internal_full_n_reg_4 : out STD_LOGIC;
    internal_full_n_reg_5 : out STD_LOGIC;
    internal_full_n_reg_6 : out STD_LOGIC;
    internal_full_n_reg_7 : out STD_LOGIC;
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_clk : in STD_LOGIC;
    img_inp_c_full_n : in STD_LOGIC;
    maxval_c_full_n : in STD_LOGIC;
    thresh_c_full_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_cols_c_empty_n : in STD_LOGIC;
    out_mat_cols_c_full_n : in STD_LOGIC;
    out_mat_rows_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0 : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0 is
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal \^img_out_c_empty_n\ : STD_LOGIC;
  signal img_out_c_full_n : STD_LOGIC;
  signal int_ap_ready_i_4_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__39_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__39_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__9_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_4__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair376";
begin
  ap_sync_ready <= \^ap_sync_ready\;
  img_out_c_empty_n <= \^img_out_c_empty_n\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read <= \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\;
U_threshold_accel_fifo_w64_d4_S_x0_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg
     port map (
      ap_clk => ap_clk,
      \dstPtr_read_reg_74_reg[2]\ => \^internal_full_n_reg_0\,
      img_out_c_full_n => img_out_c_full_n,
      \in\(61 downto 0) => \in\(61 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(61 downto 0) => \out\(61 downto 0)
    );
ap_sync_reg_Block_split1_proc21_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0D0D0"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0,
      I2 => ap_rst_n,
      I3 => \^ap_sync_ready\,
      I4 => ap_start,
      O => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg
    );
grp_Mat2Axi_fu_60_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^img_out_c_empty_n\,
      I1 => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      I2 => out_mat_rows_c_empty_n,
      I3 => Q(0),
      I4 => out_mat_cols_c_empty_n,
      O => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD0"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0,
      I2 => Array2xfMat_32_0_32_32_1_U0_ap_ready,
      I3 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      O => \^ap_sync_ready\
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => int_ap_ready_i_4_n_0,
      I1 => in_mat_cols_c_full_n,
      I2 => in_mat_rows_c_full_n,
      I3 => out_mat_cols_c_full_n,
      I4 => out_mat_rows_c_full_n,
      I5 => \mOutPtr_reg[0]_0\,
      O => \^internal_full_n_reg_0\
    );
int_ap_ready_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => img_out_c_full_n,
      I1 => img_inp_c_full_n,
      I2 => maxval_c_full_n,
      I3 => thresh_c_full_n,
      O => int_ap_ready_i_4_n_0
    );
\internal_empty_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr[2]_i_2__5_n_0\,
      I2 => \^img_out_c_empty_n\,
      I3 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__9_n_0\,
      O => \internal_empty_n_i_1__39_n_0\
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => in_mat_cols_c_full_n,
      O => internal_full_n_reg_2
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => img_inp_c_full_n,
      O => internal_full_n_reg_3
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => in_mat_rows_c_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__39_n_0\,
      Q => \^img_out_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_0\,
      I1 => \internal_full_n_i_3__9_n_0\,
      I2 => mOutPtr(1),
      I3 => img_out_c_full_n,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out_1,
      O => \internal_full_n_i_1__39_n_0\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^img_out_c_empty_n\,
      I1 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I2 => img_out_c_full_n,
      I3 => \^internal_full_n_reg_0\,
      O => \internal_full_n_i_2__17_n_0\
    );
\internal_full_n_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__9_n_0\
    );
internal_full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I1 => out_mat_cols_c_empty_n,
      I2 => \^internal_full_n_reg_0\,
      I3 => out_mat_cols_c_full_n,
      O => mOutPtr110_out
    );
\internal_full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I1 => out_mat_rows_c_empty_n,
      I2 => \^internal_full_n_reg_0\,
      I3 => out_mat_rows_c_full_n,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I1 => \^img_out_c_empty_n\,
      I2 => \^internal_full_n_reg_0\,
      I3 => img_out_c_full_n,
      O => mOutPtr110_out_1
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__39_n_0\,
      Q => img_out_c_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_out_c_empty_n\,
      I1 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I2 => img_out_c_full_n,
      I3 => \^internal_full_n_reg_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^internal_full_n_reg_0\,
      I2 => img_out_c_full_n,
      I3 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I4 => \^img_out_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr[2]_i_2__5_n_0\,
      I3 => \^xfmat2array_32_0_32_32_1_1_u0_dstptr_read\,
      I4 => \^img_out_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => thresh_c_full_n,
      O => internal_full_n_reg_4
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => out_mat_cols_c_full_n,
      O => internal_full_n_reg_5
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => out_mat_rows_c_full_n,
      O => internal_full_n_reg_6
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => img_out_c_full_n,
      O => \mOutPtr[2]_i_2__5_n_0\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => maxval_c_full_n,
      O => internal_full_n_reg_7
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S is
  port (
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S is
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__30_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__30_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln886_reg_205[0]_i_11\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair380";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_threshold_accel_fifo_w8_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln886_reg_205[0]_i_6\ => \^moutptr_reg[0]_0\,
      \icmp_ln886_reg_205[0]_i_6_0\ => \^moutptr_reg[1]_0\,
      in_mat_data_dout(3 downto 0) => in_mat_data_dout(3 downto 0)
    );
\icmp_ln886_reg_205[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \^moutptr_reg[1]_0\,
      O => shiftReg_addr
    );
\internal_empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^in_mat_data_empty_n\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__30_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__30_n_0\,
      Q => \^in_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => \^moutptr_reg[1]_0\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^in_mat_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__30_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__30_n_0\,
      Q => \^in_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1__17_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_0\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    out_mat_data_full_n : out STD_LOGIC;
    out_mat_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3 : entity is "threshold_accel_fifo_w8_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3 is
  signal \internal_empty_n_i_1__33_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__33_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^out_mat_data_empty_n\ : STD_LOGIC;
  signal \^out_mat_data_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  out_mat_data_empty_n <= \^out_mat_data_empty_n\;
  out_mat_data_full_n <= \^out_mat_data_full_n\;
U_threshold_accel_fifo_w8_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      \tmp_V_reg_428_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_V_reg_428_reg[7]\ => \^moutptr_reg[0]_0\
    );
\internal_empty_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^out_mat_data_empty_n\,
      I1 => internal_full_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__33_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__33_n_0\,
      Q => \^out_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^out_mat_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__33_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__33_n_0\,
      Q => \^out_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => E(0),
      I3 => Q(0),
      I4 => \^out_mat_data_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__20_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S is
  port (
    maxval_c_full_n : out STD_LOGIC;
    maxval_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__40_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__40_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^maxval_c_empty_n\ : STD_LOGIC;
  signal \^maxval_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair385";
begin
  maxval_c_empty_n <= \^maxval_c_empty_n\;
  maxval_c_full_n <= \^maxval_c_full_n\;
U_threshold_accel_fifo_w8_d3_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \maxval_read_reg_172_reg[0]\ => \^maxval_c_full_n\,
      \maxval_read_reg_172_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
\internal_empty_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^maxval_c_full_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^maxval_c_empty_n\,
      I4 => Threshold_0_0_32_32_1_U0_maxval_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__40_n_0\
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__40_n_0\,
      Q => \^maxval_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => Threshold_0_0_32_32_1_U0_maxval_read,
      I3 => \^maxval_c_empty_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \^maxval_c_full_n\,
      O => \internal_full_n_i_1__40_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__40_n_0\,
      Q => \^maxval_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^maxval_c_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => \^maxval_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^maxval_c_full_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^maxval_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^maxval_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5 is
  port (
    thresh_c_full_n : out STD_LOGIC;
    thresh_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5 : entity is "threshold_accel_fifo_w8_d3_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5 is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__36_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__36_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^thresh_c_empty_n\ : STD_LOGIC;
  signal \^thresh_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair392";
begin
  thresh_c_empty_n <= \^thresh_c_empty_n\;
  thresh_c_full_n <= \^thresh_c_full_n\;
U_threshold_accel_fifo_w8_d3_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      \thresh_V_reg_167_reg[0]\ => \^thresh_c_full_n\,
      \thresh_V_reg_167_reg[0]_0\ => \mOutPtr_reg[0]_0\
    );
\internal_empty_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^thresh_c_full_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^thresh_c_empty_n\,
      I4 => Threshold_0_0_32_32_1_U0_maxval_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__36_n_0\
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__36_n_0\,
      Q => \^thresh_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => Threshold_0_0_32_32_1_U0_maxval_read,
      I3 => \^thresh_c_empty_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \^thresh_c_full_n\,
      O => \internal_full_n_i_1__36_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__36_n_0\,
      Q => \^thresh_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^thresh_c_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => \^thresh_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^thresh_c_full_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^thresh_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^thresh_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S is
  port (
    axibound_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC;
    \data_p1_reg[72]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    icmp_ln1024_fu_145_p2_carry : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Axi2Mat_Block_split37_proc_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S is
  signal Axi2Mat_Block_split37_proc_U0_ap_continue : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_5_n_0\ : STD_LOGIC;
  signal \^axibound_v_empty_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair103";
begin
  axibound_V_empty_n <= \^axibound_v_empty_n\;
U_threshold_accel_fifo_w9_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33
     port map (
      Axi2Mat_Block_split37_proc_U0_ap_continue => Axi2Mat_Block_split37_proc_U0_ap_continue,
      Axi2Mat_Block_split37_proc_U0_ap_start => Axi2Mat_Block_split37_proc_U0_ap_start,
      D(8 downto 0) => D(8 downto 0),
      S(0) => S(0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => \SRL_SIG_reg[0][8]\(8 downto 0),
      \SRL_SIG_reg[0][8]_1\(8 downto 0) => \SRL_SIG_reg[0][8]_0\(8 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm[9]_i_5_n_0\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \data_p1_reg[64]\ => \mOutPtr_reg_n_0_[1]\,
      \data_p1_reg[64]_0\ => \mOutPtr_reg_n_0_[0]\,
      \data_p1_reg[72]\ => \data_p1_reg[72]\,
      \data_p1_reg[72]_0\(8 downto 0) => \data_p1_reg[72]_0\(8 downto 0),
      icmp_ln1024_fu_145_p2_carry(2 downto 0) => icmp_ln1024_fu_145_p2_carry(2 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      O => \ap_CS_fsm[9]_i_5_n_0\
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => Axi2Mat_Block_split37_proc_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => Axi2Mat_Block_split37_proc_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => shiftReg_ce,
      I4 => \^axibound_v_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^axibound_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Axi2Mat_Block_split37_proc_U0_ap_continue,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__13_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => Axi2Mat_Block_split37_proc_U0_ap_continue,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787877778787888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\(0),
      I1 => \^axibound_v_empty_n\,
      I2 => Axi2Mat_Block_split37_proc_U0_ap_continue,
      I3 => ap_done_reg,
      I4 => Axi2Mat_Block_split37_proc_U0_ap_start,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \^axibound_v_empty_n\,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24 is
  port (
    addrbound4_U0_ap_continue : out STD_LOGIC;
    Axi2Mat_Block_split37_proc_U0_ap_start : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24 : entity is "threshold_accel_fifo_w9_d2_S";
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24 is
  signal \^axi2mat_block_split37_proc_u0_ap_start\ : STD_LOGIC;
  signal \^addrbound4_u0_ap_continue\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  Axi2Mat_Block_split37_proc_U0_ap_start <= \^axi2mat_block_split37_proc_u0_ap_start\;
  addrbound4_U0_ap_continue <= \^addrbound4_u0_ap_continue\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_threshold_accel_fifo_w9_d2_S_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg
     port map (
      D(8 downto 0) => D(8 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => \SRL_SIG_reg[0][8]\(8 downto 0),
      \SRL_SIG_reg[0][8]_1\ => \SRL_SIG_reg[0][8]_0\,
      \SRL_SIG_reg[0][8]_2\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][8]_3\ => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \ap_return_preg_reg[8]\ => \^axi2mat_block_split37_proc_u0_ap_start\,
      internal_empty_n_reg => \^internal_empty_n_reg_0\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_done_reg,
      I3 => shiftReg_ce,
      I4 => \^axi2mat_block_split37_proc_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^axi2mat_block_split37_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^addrbound4_u0_ap_continue\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => \^internal_empty_n_reg_0\,
      O => \internal_full_n_i_1__12_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^addrbound4_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2D2DDDD2D2D222"
    )
        port map (
      I0 => \^axi2mat_block_split37_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => \^addrbound4_u0_ap_continue\,
      I3 => Q(0),
      I4 => ap_done_reg_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => ap_done_reg,
      I3 => \^axi2mat_block_split37_proc_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x is
  port (
    AxiStream2Axi_U0_ap_start : out STD_LOGIC;
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    icmp_ln878_fu_116_p2 : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[72]_0\ : in STD_LOGIC;
    icmp_ln1402_fu_152_p2_carry : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Mat2Axi_Block_split35_proc_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x is
  signal \^axistream2axi_u0_ap_start\ : STD_LOGIC;
  signal Mat2Axi_Block_split35_proc_U0_ap_continue : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_1__25_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair442";
begin
  AxiStream2Axi_U0_ap_start <= \^axistream2axi_u0_ap_start\;
U_threshold_accel_fifo_w9_d2_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13
     port map (
      D(8 downto 0) => D(8 downto 0),
      Mat2Axi_Block_split35_proc_U0_ap_continue => Mat2Axi_Block_split35_proc_U0_ap_continue,
      Mat2Axi_Block_split35_proc_U0_ap_start => Mat2Axi_Block_split35_proc_U0_ap_start,
      S(0) => S(0),
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => \SRL_SIG_reg[0][8]\(8 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \data_p1_reg[64]\ => \mOutPtr_reg_n_0_[1]\,
      \data_p1_reg[64]_0\ => \mOutPtr_reg_n_0_[0]\,
      \data_p1_reg[72]\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p1_reg[72]_0\ => \data_p1_reg[72]_0\,
      \data_p2_reg[72]\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      icmp_ln1402_fu_152_p2_carry(2 downto 0) => icmp_ln1402_fu_152_p2_carry(2 downto 0),
      icmp_ln878_fu_116_p2 => icmp_ln878_fu_116_p2,
      \icmp_ln878_reg_163_reg[0]\ => \ap_CS_fsm[7]_i_4_n_0\,
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      O => \ap_CS_fsm[7]_i_4_n_0\
    );
\ap_done_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => Mat2Axi_Block_split35_proc_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => Mat2Axi_Block_split35_proc_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => shiftReg_ce,
      I4 => \^axistream2axi_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__25_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_0\,
      Q => \^axistream2axi_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Mat2Axi_Block_split35_proc_U0_ap_continue,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__25_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_0\,
      Q => Mat2Axi_Block_split35_proc_U0_ap_continue,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80057FF57FFA800"
    )
        port map (
      I0 => \^axistream2axi_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => gmem2_BVALID,
      I3 => Q(0),
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^axistream2axi_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7 is
  port (
    addrbound_U0_ap_continue : out STD_LOGIC;
    Mat2Axi_Block_split35_proc_U0_ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7 : entity is "threshold_accel_fifo_w9_d2_S_x";
end base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7 is
  signal \^mat2axi_block_split35_proc_u0_ap_start\ : STD_LOGIC;
  signal \^addrbound_u0_ap_continue\ : STD_LOGIC;
  signal \internal_empty_n_i_1__26_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__26_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  Mat2Axi_Block_split35_proc_U0_ap_start <= \^mat2axi_block_split35_proc_u0_ap_start\;
  addrbound_U0_ap_continue <= \^addrbound_u0_ap_continue\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_threshold_accel_fifo_w9_d2_S_x_ram: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg
     port map (
      D(8 downto 0) => D(8 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][8]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][8]_2\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][8]_3\(8 downto 0) => \SRL_SIG_reg[0][8]_0\(8 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \ap_return_preg_reg[8]\ => \^mat2axi_block_split35_proc_u0_ap_start\,
      internal_empty_n_reg => \^internal_empty_n_reg_0\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_done_reg,
      I3 => shiftReg_ce,
      I4 => \^mat2axi_block_split35_proc_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__26_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__26_n_0\,
      Q => \^mat2axi_block_split35_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^addrbound_u0_ap_continue\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => \^internal_empty_n_reg_0\,
      O => \internal_full_n_i_1__26_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__26_n_0\,
      Q => \^addrbound_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2D2DDDD2D2D222"
    )
        port map (
      I0 => \^mat2axi_block_split35_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => \^addrbound_u0_ap_continue\,
      I3 => Q(0),
      I4 => ap_done_reg_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => ap_done_reg,
      I3 => \^mat2axi_block_split35_proc_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : in STD_LOGIC;
    \data_p2_reg[72]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read is
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \align_len0_carry__0_n_0\ : STD_LOGIC;
  signal \align_len0_carry__0_n_1\ : STD_LOGIC;
  signal \align_len0_carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_carry__1_n_2\ : STD_LOGIC;
  signal \align_len0_carry__1_n_3\ : STD_LOGIC;
  signal align_len0_carry_n_0 : STD_LOGIC;
  signal align_len0_carry_n_1 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal \align_len_reg_n_0_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_equal_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_rctl_n_0 : STD_LOGIC;
  signal fifo_rctl_n_1 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_50 : STD_LOGIC;
  signal fifo_rctl_n_51 : STD_LOGIC;
  signal fifo_rctl_n_52 : STD_LOGIC;
  signal fifo_rctl_n_53 : STD_LOGIC;
  signal fifo_rctl_n_57 : STD_LOGIC;
  signal fifo_rctl_n_58 : STD_LOGIC;
  signal fifo_rctl_n_59 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_60 : STD_LOGIC;
  signal fifo_rctl_n_61 : STD_LOGIC;
  signal fifo_rctl_n_62 : STD_LOGIC;
  signal fifo_rctl_n_63 : STD_LOGIC;
  signal fifo_rctl_n_64 : STD_LOGIC;
  signal fifo_rctl_n_65 : STD_LOGIC;
  signal fifo_rctl_n_66 : STD_LOGIC;
  signal fifo_rctl_n_67 : STD_LOGIC;
  signal fifo_rctl_n_68 : STD_LOGIC;
  signal fifo_rctl_n_69 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_70 : STD_LOGIC;
  signal fifo_rctl_n_71 : STD_LOGIC;
  signal fifo_rctl_n_72 : STD_LOGIC;
  signal fifo_rctl_n_73 : STD_LOGIC;
  signal fifo_rctl_n_74 : STD_LOGIC;
  signal fifo_rctl_n_75 : STD_LOGIC;
  signal fifo_rctl_n_76 : STD_LOGIC;
  signal fifo_rctl_n_77 : STD_LOGIC;
  signal fifo_rctl_n_78 : STD_LOGIC;
  signal fifo_rctl_n_79 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 72 downto 64 );
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry__1_n_2\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry__2_n_2\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__3_n_3\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_0 : STD_LOGIC;
  signal last_sect_carry_i_2_n_0 : STD_LOGIC;
  signal last_sect_carry_i_3_n_0 : STD_LOGIC;
  signal last_sect_carry_i_4_n_0 : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair295";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair260";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[13]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[17]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[21]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[21]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[25]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[29]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[29]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[33]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[33]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[37]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[37]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[41]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[41]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[45]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[45]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[49]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[49]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[53]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[53]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[57]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[57]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[61]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[61]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[63]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair301";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem1_ARADDR(61 downto 0) <= \^m_axi_gmem1_araddr\(61 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_0,
      CO(2) => align_len0_carry_n_1,
      CO(1) => align_len0_carry_n_2,
      CO(0) => align_len0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => fifo_rreq_data(66 downto 64),
      DI(0) => '0',
      O(3 downto 1) => align_len0(4 downto 2),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_80,
      S(2) => fifo_rreq_n_81,
      S(1) => fifo_rreq_n_82,
      S(0) => '1'
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_0,
      CO(3) => \align_len0_carry__0_n_0\,
      CO(2) => \align_len0_carry__0_n_1\,
      CO(1) => \align_len0_carry__0_n_2\,
      CO(0) => \align_len0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(70 downto 67),
      O(3 downto 0) => align_len0(8 downto 5),
      S(3) => fifo_rreq_n_76,
      S(2) => fifo_rreq_n_77,
      S(1) => fifo_rreq_n_78,
      S(0) => fifo_rreq_n_79
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_align_len0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_carry__1_n_2\,
      CO(0) => \align_len0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_rreq_data(72 downto 71),
      O(3) => \NLW_align_len0_carry__1_O_UNCONNECTED\(3),
      O(2) => align_len0(31),
      O(1 downto 0) => align_len0(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_3,
      S(0) => fifo_rreq_n_4
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(10),
      Q => \align_len_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(2),
      Q => \align_len_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(3),
      Q => \align_len_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(4),
      Q => \align_len_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(5),
      Q => \align_len_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(6),
      Q => \align_len_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(7),
      Q => \align_len_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(8),
      Q => \align_len_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => align_len0(9),
      Q => \align_len_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[2]\,
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[3]\,
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[4]\,
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[5]\,
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[6]\,
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[7]\,
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[8]\,
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[9]\,
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[10]\,
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[31]\,
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
buff_rdata: entity work.\base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(0) => buff_rdata_n_42,
      Q(5 downto 0) => mOutPtr_reg(5 downto 0),
      S(3) => buff_rdata_n_44,
      S(2) => buff_rdata_n_45,
      S(1) => buff_rdata_n_46,
      S(0) => buff_rdata_n_47,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => buff_rdata_n_10,
      \dout_buf_reg[34]_0\(30) => buff_rdata_n_11,
      \dout_buf_reg[34]_0\(29) => buff_rdata_n_12,
      \dout_buf_reg[34]_0\(28) => buff_rdata_n_13,
      \dout_buf_reg[34]_0\(27) => buff_rdata_n_14,
      \dout_buf_reg[34]_0\(26) => buff_rdata_n_15,
      \dout_buf_reg[34]_0\(25) => buff_rdata_n_16,
      \dout_buf_reg[34]_0\(24) => buff_rdata_n_17,
      \dout_buf_reg[34]_0\(23) => buff_rdata_n_18,
      \dout_buf_reg[34]_0\(22) => buff_rdata_n_19,
      \dout_buf_reg[34]_0\(21) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(20) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(19) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(18) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(17) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(16) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_41,
      dout_valid_reg_0 => buff_rdata_n_43,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      empty_n_reg_0 => buff_rdata_n_8,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_48,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_49,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_50,
      \mOutPtr_reg[7]_0\(6) => \p_0_out_carry__0_n_5\,
      \mOutPtr_reg[7]_0\(5) => \p_0_out_carry__0_n_6\,
      \mOutPtr_reg[7]_0\(4) => \p_0_out_carry__0_n_7\,
      \mOutPtr_reg[7]_0\(3) => p_0_out_carry_n_4,
      \mOutPtr_reg[7]_0\(2) => p_0_out_carry_n_5,
      \mOutPtr_reg[7]_0\(1) => p_0_out_carry_n_6,
      \mOutPtr_reg[7]_0\(0) => p_0_out_carry_n_7,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      \pout_reg[0]\ => fifo_rctl_n_0,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_41,
      Q => \bus_equal_gen.data_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf_reg_n_0_[1]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf_reg_n_0_[24]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf_reg_n_0_[25]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf_reg_n_0_[26]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf_reg_n_0_[27]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf_reg_n_0_[28]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf_reg_n_0_[29]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf_reg_n_0_[2]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf_reg_n_0_[30]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf_reg_n_0_[31]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf_reg_n_0_[3]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf_reg_n_0_[4]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf_reg_n_0_[5]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf_reg_n_0_[6]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf_reg_n_0_[7]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_43,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_1,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_0\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem1_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem1_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem1_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem1_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem1_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem1_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem1_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem1_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem1_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem1_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem1_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem1_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem1_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem1_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem1_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem1_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem1_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem1_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem1_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem1_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem1_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem1_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem1_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem1_araddr\(30),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem1_araddr\(31),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem1_araddr\(32),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem1_araddr\(33),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem1_araddr\(34),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem1_araddr\(35),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem1_araddr\(36),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem1_araddr\(37),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem1_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem1_araddr\(38),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem1_araddr\(39),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem1_araddr\(40),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem1_araddr\(41),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem1_araddr\(42),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem1_araddr\(43),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem1_araddr\(44),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem1_araddr\(45),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem1_araddr\(46),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem1_araddr\(47),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem1_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem1_araddr\(48),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem1_araddr\(49),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem1_araddr\(50),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem1_araddr\(51),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem1_araddr\(52),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem1_araddr\(53),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem1_araddr\(54),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem1_araddr\(55),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem1_araddr\(56),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem1_araddr\(57),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem1_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem1_araddr\(58),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem1_araddr\(59),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem1_araddr\(60),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem1_araddr\(61),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem1_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem1_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem1_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem1_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem1_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_63,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_64,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_65,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_66,
      D => fifo_rctl_n_67,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_58
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_78,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
\end_addr_buf[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_2_n_0\
    );
\end_addr_buf[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_3_n_0\
    );
\end_addr_buf[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_4_n_0\
    );
\end_addr_buf[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[10]\,
      O => \end_addr_buf[13]_i_5_n_0\
    );
\end_addr_buf[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_2_n_0\
    );
\end_addr_buf[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_3_n_0\
    );
\end_addr_buf[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_4_n_0\
    );
\end_addr_buf[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_5_n_0\
    );
\end_addr_buf[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_2_n_0\
    );
\end_addr_buf[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_3_n_0\
    );
\end_addr_buf[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_4_n_0\
    );
\end_addr_buf[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_5_n_0\
    );
\end_addr_buf[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_2_n_0\
    );
\end_addr_buf[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_3_n_0\
    );
\end_addr_buf[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_4_n_0\
    );
\end_addr_buf[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_5_n_0\
    );
\end_addr_buf[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_2_n_0\
    );
\end_addr_buf[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_3_n_0\
    );
\end_addr_buf[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_4_n_0\
    );
\end_addr_buf[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_5_n_0\
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => end_addr(2)
    );
\end_addr_buf[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[33]_i_2_n_0\
    );
\end_addr_buf[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[33]_i_3_n_0\
    );
\end_addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[5]\,
      O => \end_addr_buf[5]_i_2_n_0\
    );
\end_addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[4]\,
      O => \end_addr_buf[5]_i_3_n_0\
    );
\end_addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[3]\,
      O => \end_addr_buf[5]_i_4_n_0\
    );
\end_addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => \end_addr_buf[5]_i_5_n_0\
    );
\end_addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[9]\,
      O => \end_addr_buf[9]_i_2_n_0\
    );
\end_addr_buf[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[8]\,
      O => \end_addr_buf[9]_i_3_n_0\
    );
\end_addr_buf[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[7]\,
      O => \end_addr_buf[9]_i_4_n_0\
    );
\end_addr_buf[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[6]\,
      O => \end_addr_buf[9]_i_5_n_0\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[9]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[13]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[13]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[13]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[13]\,
      DI(2) => \start_addr_reg_n_0_[12]\,
      DI(1) => \start_addr_reg_n_0_[11]\,
      DI(0) => \start_addr_reg_n_0_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_buf[13]_i_2_n_0\,
      S(2) => \end_addr_buf[13]_i_3_n_0\,
      S(1) => \end_addr_buf[13]_i_4_n_0\,
      S(0) => \end_addr_buf[13]_i_5_n_0\
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[13]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[17]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[17]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[17]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[17]\,
      DI(2) => \start_addr_reg_n_0_[16]\,
      DI(1) => \start_addr_reg_n_0_[15]\,
      DI(0) => \start_addr_reg_n_0_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_buf[17]_i_2_n_0\,
      S(2) => \end_addr_buf[17]_i_3_n_0\,
      S(1) => \end_addr_buf[17]_i_4_n_0\,
      S(0) => \end_addr_buf[17]_i_5_n_0\
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[17]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[21]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[21]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[21]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[21]\,
      DI(2) => \start_addr_reg_n_0_[20]\,
      DI(1) => \start_addr_reg_n_0_[19]\,
      DI(0) => \start_addr_reg_n_0_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_buf[21]_i_2_n_0\,
      S(2) => \end_addr_buf[21]_i_3_n_0\,
      S(1) => \end_addr_buf[21]_i_4_n_0\,
      S(0) => \end_addr_buf[21]_i_5_n_0\
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[21]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[25]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[25]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[25]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[25]\,
      DI(2) => \start_addr_reg_n_0_[24]\,
      DI(1) => \start_addr_reg_n_0_[23]\,
      DI(0) => \start_addr_reg_n_0_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_buf[25]_i_2_n_0\,
      S(2) => \end_addr_buf[25]_i_3_n_0\,
      S(1) => \end_addr_buf[25]_i_4_n_0\,
      S(0) => \end_addr_buf[25]_i_5_n_0\
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[25]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[29]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[29]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[29]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[29]\,
      DI(2) => \start_addr_reg_n_0_[28]\,
      DI(1) => \start_addr_reg_n_0_[27]\,
      DI(0) => \start_addr_reg_n_0_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_buf[29]_i_2_n_0\,
      S(2) => \end_addr_buf[29]_i_3_n_0\,
      S(1) => \end_addr_buf[29]_i_4_n_0\,
      S(0) => \end_addr_buf[29]_i_5_n_0\
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[29]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[33]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[33]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[33]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_0_[31]\,
      DI(0) => \start_addr_reg_n_0_[30]\,
      O(3 downto 0) => end_addr(33 downto 30),
      S(3) => \start_addr_reg_n_0_[33]\,
      S(2) => \start_addr_reg_n_0_[32]\,
      S(1) => \end_addr_buf[33]_i_2_n_0\,
      S(0) => \end_addr_buf[33]_i_3_n_0\
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[33]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[37]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[37]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[37]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(37 downto 34),
      S(3) => \start_addr_reg_n_0_[37]\,
      S(2) => \start_addr_reg_n_0_[36]\,
      S(1) => \start_addr_reg_n_0_[35]\,
      S(0) => \start_addr_reg_n_0_[34]\
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[37]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[41]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[41]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[41]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(41 downto 38),
      S(3) => \start_addr_reg_n_0_[41]\,
      S(2) => \start_addr_reg_n_0_[40]\,
      S(1) => \start_addr_reg_n_0_[39]\,
      S(0) => \start_addr_reg_n_0_[38]\
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[41]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[45]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[45]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[45]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(45 downto 42),
      S(3) => \start_addr_reg_n_0_[45]\,
      S(2) => \start_addr_reg_n_0_[44]\,
      S(1) => \start_addr_reg_n_0_[43]\,
      S(0) => \start_addr_reg_n_0_[42]\
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[45]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[49]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[49]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[49]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(49 downto 46),
      S(3) => \start_addr_reg_n_0_[49]\,
      S(2) => \start_addr_reg_n_0_[48]\,
      S(1) => \start_addr_reg_n_0_[47]\,
      S(0) => \start_addr_reg_n_0_[46]\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[49]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[53]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[53]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[53]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(53 downto 50),
      S(3) => \start_addr_reg_n_0_[53]\,
      S(2) => \start_addr_reg_n_0_[52]\,
      S(1) => \start_addr_reg_n_0_[51]\,
      S(0) => \start_addr_reg_n_0_[50]\
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[53]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[57]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[57]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[57]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(57 downto 54),
      S(3) => \start_addr_reg_n_0_[57]\,
      S(2) => \start_addr_reg_n_0_[56]\,
      S(1) => \start_addr_reg_n_0_[55]\,
      S(0) => \start_addr_reg_n_0_[54]\
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[5]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[5]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[5]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[5]\,
      DI(2) => \start_addr_reg_n_0_[4]\,
      DI(1) => \start_addr_reg_n_0_[3]\,
      DI(0) => \start_addr_reg_n_0_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => \NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \end_addr_buf[5]_i_2_n_0\,
      S(2) => \end_addr_buf[5]_i_3_n_0\,
      S(1) => \end_addr_buf[5]_i_4_n_0\,
      S(0) => \end_addr_buf[5]_i_5_n_0\
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[57]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[61]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[61]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[61]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(61 downto 58),
      S(3) => \start_addr_reg_n_0_[61]\,
      S(2) => \start_addr_reg_n_0_[60]\,
      S(1) => \start_addr_reg_n_0_[59]\,
      S(0) => \start_addr_reg_n_0_[58]\
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_buf_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(63 downto 62),
      S(3 downto 2) => B"00",
      S(1) => \start_addr_reg_n_0_[63]\,
      S(0) => \start_addr_reg_n_0_[62]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[5]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[9]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[9]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[9]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[9]\,
      DI(2) => \start_addr_reg_n_0_[8]\,
      DI(1) => \start_addr_reg_n_0_[7]\,
      DI(0) => \start_addr_reg_n_0_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_buf[9]_i_2_n_0\,
      S(2) => \end_addr_buf[9]_i_3_n_0\,
      S(1) => \end_addr_buf[9]_i_4_n_0\,
      S(0) => \end_addr_buf[9]_i_5_n_0\
    );
fifo_rctl: entity work.\base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rctl_n_2,
      D(50) => fifo_rctl_n_3,
      D(49) => fifo_rctl_n_4,
      D(48) => fifo_rctl_n_5,
      D(47) => fifo_rctl_n_6,
      D(46) => fifo_rctl_n_7,
      D(45) => fifo_rctl_n_8,
      D(44) => fifo_rctl_n_9,
      D(43) => fifo_rctl_n_10,
      D(42) => fifo_rctl_n_11,
      D(41) => fifo_rctl_n_12,
      D(40) => fifo_rctl_n_13,
      D(39) => fifo_rctl_n_14,
      D(38) => fifo_rctl_n_15,
      D(37) => fifo_rctl_n_16,
      D(36) => fifo_rctl_n_17,
      D(35) => fifo_rctl_n_18,
      D(34) => fifo_rctl_n_19,
      D(33) => fifo_rctl_n_20,
      D(32) => fifo_rctl_n_21,
      D(31) => fifo_rctl_n_22,
      D(30) => fifo_rctl_n_23,
      D(29) => fifo_rctl_n_24,
      D(28) => fifo_rctl_n_25,
      D(27) => fifo_rctl_n_26,
      D(26) => fifo_rctl_n_27,
      D(25) => fifo_rctl_n_28,
      D(24) => fifo_rctl_n_29,
      D(23) => fifo_rctl_n_30,
      D(22) => fifo_rctl_n_31,
      D(21) => fifo_rctl_n_32,
      D(20) => fifo_rctl_n_33,
      D(19) => fifo_rctl_n_34,
      D(18) => fifo_rctl_n_35,
      D(17) => fifo_rctl_n_36,
      D(16) => fifo_rctl_n_37,
      D(15) => fifo_rctl_n_38,
      D(14) => fifo_rctl_n_39,
      D(13) => fifo_rctl_n_40,
      D(12) => fifo_rctl_n_41,
      D(11) => fifo_rctl_n_42,
      D(10) => fifo_rctl_n_43,
      D(9) => fifo_rctl_n_44,
      D(8) => fifo_rctl_n_45,
      D(7) => fifo_rctl_n_46,
      D(6) => fifo_rctl_n_47,
      D(5) => fifo_rctl_n_48,
      D(4) => fifo_rctl_n_49,
      D(3) => fifo_rctl_n_50,
      D(2) => fifo_rctl_n_51,
      D(1) => fifo_rctl_n_52,
      D(0) => fifo_rctl_n_53,
      E(0) => p_21_in,
      Q(51) => \start_addr_reg_n_0_[63]\,
      Q(50) => \start_addr_reg_n_0_[62]\,
      Q(49) => \start_addr_reg_n_0_[61]\,
      Q(48) => \start_addr_reg_n_0_[60]\,
      Q(47) => \start_addr_reg_n_0_[59]\,
      Q(46) => \start_addr_reg_n_0_[58]\,
      Q(45) => \start_addr_reg_n_0_[57]\,
      Q(44) => \start_addr_reg_n_0_[56]\,
      Q(43) => \start_addr_reg_n_0_[55]\,
      Q(42) => \start_addr_reg_n_0_[54]\,
      Q(41) => \start_addr_reg_n_0_[53]\,
      Q(40) => \start_addr_reg_n_0_[52]\,
      Q(39) => \start_addr_reg_n_0_[51]\,
      Q(38) => \start_addr_reg_n_0_[50]\,
      Q(37) => \start_addr_reg_n_0_[49]\,
      Q(36) => \start_addr_reg_n_0_[48]\,
      Q(35) => \start_addr_reg_n_0_[47]\,
      Q(34) => \start_addr_reg_n_0_[46]\,
      Q(33) => \start_addr_reg_n_0_[45]\,
      Q(32) => \start_addr_reg_n_0_[44]\,
      Q(31) => \start_addr_reg_n_0_[43]\,
      Q(30) => \start_addr_reg_n_0_[42]\,
      Q(29) => \start_addr_reg_n_0_[41]\,
      Q(28) => \start_addr_reg_n_0_[40]\,
      Q(27) => \start_addr_reg_n_0_[39]\,
      Q(26) => \start_addr_reg_n_0_[38]\,
      Q(25) => \start_addr_reg_n_0_[37]\,
      Q(24) => \start_addr_reg_n_0_[36]\,
      Q(23) => \start_addr_reg_n_0_[35]\,
      Q(22) => \start_addr_reg_n_0_[34]\,
      Q(21) => \start_addr_reg_n_0_[33]\,
      Q(20) => \start_addr_reg_n_0_[32]\,
      Q(19) => \start_addr_reg_n_0_[31]\,
      Q(18) => \start_addr_reg_n_0_[30]\,
      Q(17) => \start_addr_reg_n_0_[29]\,
      Q(16) => \start_addr_reg_n_0_[28]\,
      Q(15) => \start_addr_reg_n_0_[27]\,
      Q(14) => \start_addr_reg_n_0_[26]\,
      Q(13) => \start_addr_reg_n_0_[25]\,
      Q(12) => \start_addr_reg_n_0_[24]\,
      Q(11) => \start_addr_reg_n_0_[23]\,
      Q(10) => \start_addr_reg_n_0_[22]\,
      Q(9) => \start_addr_reg_n_0_[21]\,
      Q(8) => \start_addr_reg_n_0_[20]\,
      Q(7) => \start_addr_reg_n_0_[19]\,
      Q(6) => \start_addr_reg_n_0_[18]\,
      Q(5) => \start_addr_reg_n_0_[17]\,
      Q(4) => \start_addr_reg_n_0_[16]\,
      Q(3) => \start_addr_reg_n_0_[15]\,
      Q(2) => \start_addr_reg_n_0_[14]\,
      Q(1) => \start_addr_reg_n_0_[13]\,
      Q(0) => \start_addr_reg_n_0_[12]\,
      SR(0) => fifo_rctl_n_58,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_61,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[7]\ => fifo_rctl_n_75,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\(0) => p_20_in,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \could_multi_bursts.ARVALID_Dummy_reg_1\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_2,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => p_1_in(3 downto 0),
      empty_n_reg_0 => fifo_rctl_n_0,
      empty_n_reg_1(0) => data_pack(34),
      empty_n_reg_2 => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      \end_addr_buf_reg[10]\ => fifo_rctl_n_76,
      \end_addr_buf_reg[11]\ => fifo_rctl_n_77,
      \end_addr_buf_reg[4]\ => fifo_rctl_n_70,
      \end_addr_buf_reg[7]\ => fifo_rctl_n_73,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0 => fifo_rctl_n_62,
      full_n_reg_1 => fifo_rctl_n_63,
      full_n_reg_2 => fifo_rctl_n_64,
      full_n_reg_3 => fifo_rctl_n_65,
      full_n_reg_4 => fifo_rctl_n_66,
      full_n_reg_5 => fifo_rctl_n_67,
      full_n_reg_6 => fifo_rctl_n_78,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_rctl_n_1,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      next_rreq => next_rreq,
      \pout_reg[0]_0\ => buff_rdata_n_8,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_57,
      rreq_handling_reg_0 => fifo_rctl_n_59,
      rreq_handling_reg_1(0) => fifo_rctl_n_60,
      rreq_handling_reg_2(0) => fifo_rctl_n_79,
      rreq_handling_reg_3 => rreq_handling_reg_n_0,
      rreq_handling_reg_4 => fifo_rreq_valid_buf_reg_n_0,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_0_[0]\,
      \sect_len_buf_reg[9]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_1\(9 downto 0) => beat_len_buf(9 downto 0),
      \start_addr_buf_reg[2]\ => fifo_rctl_n_68,
      \start_addr_buf_reg[3]\ => fifo_rctl_n_69,
      \start_addr_buf_reg[5]\ => fifo_rctl_n_71,
      \start_addr_buf_reg[6]\ => fifo_rctl_n_72,
      \start_addr_buf_reg[8]\ => fifo_rctl_n_74
    );
fifo_rreq: entity work.\base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0\
     port map (
      Q(0) => rs2f_rreq_valid,
      S(1) => fifo_rreq_n_3,
      S(0) => fifo_rreq_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(5) => \sect_len_buf_reg_n_0_[9]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(4) => \sect_len_buf_reg_n_0_[8]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(3) => \sect_len_buf_reg_n_0_[7]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(2) => \sect_len_buf_reg_n_0_[6]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(1) => \sect_len_buf_reg_n_0_[5]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(0) => \sect_len_buf_reg_n_0_[4]\,
      \could_multi_bursts.arlen_buf[3]_i_3_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \end_addr_buf_reg[63]\(1) => fifo_rreq_n_83,
      \end_addr_buf_reg[63]\(0) => fifo_rreq_n_84,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_0_[51]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_0_[50]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_0_[49]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_0_[48]\,
      \last_sect_carry__3_0\(3 downto 0) => p_0_in0_in(51 downto 48),
      \q_reg[0]_0\ => fifo_rctl_n_59,
      \q_reg[66]_0\(2) => fifo_rreq_n_80,
      \q_reg[66]_0\(1) => fifo_rreq_n_81,
      \q_reg[66]_0\(0) => fifo_rreq_n_82,
      \q_reg[70]_0\(3) => fifo_rreq_n_76,
      \q_reg[70]_0\(2) => fifo_rreq_n_77,
      \q_reg[70]_0\(1) => fifo_rreq_n_78,
      \q_reg[70]_0\(0) => fifo_rreq_n_79,
      \q_reg[72]_0\(70 downto 62) => fifo_rreq_data(72 downto 64),
      \q_reg[72]_0\(61 downto 0) => \^q\(61 downto 0),
      \q_reg[72]_1\(70 downto 62) => rs2f_rreq_data(72 downto 64),
      \q_reg[72]_1\(61 downto 0) => rs2f_rreq_data(61 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_len_buf_reg[7]\ => fifo_rreq_n_2
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \first_sect_carry__0_n_0\,
      CO(2) => \first_sect_carry__0_n_1\,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_0\,
      S(2) => \first_sect_carry__0_i_2_n_0\,
      S(1) => \first_sect_carry__0_i_3_n_0\,
      S(0) => \first_sect_carry__0_i_4_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => \sect_cnt_reg_n_0_[23]\,
      I2 => \sect_cnt_reg_n_0_[22]\,
      I3 => p_0_in_0(22),
      I4 => \sect_cnt_reg_n_0_[21]\,
      I5 => p_0_in_0(21),
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[20]\,
      I1 => p_0_in_0(20),
      I2 => \sect_cnt_reg_n_0_[18]\,
      I3 => p_0_in_0(18),
      I4 => p_0_in_0(19),
      I5 => \sect_cnt_reg_n_0_[19]\,
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => p_0_in_0(15),
      I2 => \sect_cnt_reg_n_0_[16]\,
      I3 => p_0_in_0(16),
      I4 => p_0_in_0(17),
      I5 => \sect_cnt_reg_n_0_[17]\,
      O => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_0_[13]\,
      I5 => p_0_in_0(13),
      O => \first_sect_carry__0_i_4_n_0\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_0\,
      CO(3) => \first_sect_carry__1_n_0\,
      CO(2) => \first_sect_carry__1_n_1\,
      CO(1) => \first_sect_carry__1_n_2\,
      CO(0) => \first_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_0\,
      S(2) => \first_sect_carry__1_i_2_n_0\,
      S(1) => \first_sect_carry__1_i_3_n_0\,
      S(0) => \first_sect_carry__1_i_4_n_0\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => \sect_cnt_reg_n_0_[35]\,
      I2 => \sect_cnt_reg_n_0_[33]\,
      I3 => p_0_in_0(33),
      I4 => \sect_cnt_reg_n_0_[34]\,
      I5 => p_0_in_0(34),
      O => \first_sect_carry__1_i_1_n_0\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[32]\,
      I1 => p_0_in_0(32),
      I2 => \sect_cnt_reg_n_0_[30]\,
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      I5 => \sect_cnt_reg_n_0_[31]\,
      O => \first_sect_carry__1_i_2_n_0\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => \sect_cnt_reg_n_0_[29]\,
      I2 => \sect_cnt_reg_n_0_[27]\,
      I3 => p_0_in_0(27),
      I4 => \sect_cnt_reg_n_0_[28]\,
      I5 => p_0_in_0(28),
      O => \first_sect_carry__1_i_3_n_0\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => \sect_cnt_reg_n_0_[26]\,
      I2 => \sect_cnt_reg_n_0_[25]\,
      I3 => p_0_in_0(25),
      I4 => \sect_cnt_reg_n_0_[24]\,
      I5 => p_0_in_0(24),
      O => \first_sect_carry__1_i_4_n_0\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_0\,
      CO(3) => \first_sect_carry__2_n_0\,
      CO(2) => \first_sect_carry__2_n_1\,
      CO(1) => \first_sect_carry__2_n_2\,
      CO(0) => \first_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_0\,
      S(2) => \first_sect_carry__2_i_2_n_0\,
      S(1) => \first_sect_carry__2_i_3_n_0\,
      S(0) => \first_sect_carry__2_i_4_n_0\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[45]\,
      I1 => p_0_in_0(45),
      I2 => \sect_cnt_reg_n_0_[46]\,
      I3 => p_0_in_0(46),
      I4 => p_0_in_0(47),
      I5 => \sect_cnt_reg_n_0_[47]\,
      O => \first_sect_carry__2_i_1_n_0\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => \sect_cnt_reg_n_0_[44]\,
      I2 => \sect_cnt_reg_n_0_[42]\,
      I3 => p_0_in_0(42),
      I4 => \sect_cnt_reg_n_0_[43]\,
      I5 => p_0_in_0(43),
      O => \first_sect_carry__2_i_2_n_0\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[41]\,
      I1 => p_0_in_0(41),
      I2 => \sect_cnt_reg_n_0_[39]\,
      I3 => p_0_in_0(39),
      I4 => p_0_in_0(40),
      I5 => \sect_cnt_reg_n_0_[40]\,
      O => \first_sect_carry__2_i_3_n_0\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[38]\,
      I1 => p_0_in_0(38),
      I2 => \sect_cnt_reg_n_0_[36]\,
      I3 => p_0_in_0(36),
      I4 => p_0_in_0(37),
      I5 => \sect_cnt_reg_n_0_[37]\,
      O => \first_sect_carry__2_i_4_n_0\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_0\,
      S(0) => \first_sect_carry__3_i_2_n_0\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_0_[51]\,
      O => \first_sect_carry__3_i_1_n_0\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[49]\,
      I1 => p_0_in_0(49),
      I2 => \sect_cnt_reg_n_0_[48]\,
      I3 => p_0_in_0(48),
      I4 => p_0_in_0(50),
      I5 => \sect_cnt_reg_n_0_[50]\,
      O => \first_sect_carry__3_i_2_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => p_0_in_0(11),
      I2 => \sect_cnt_reg_n_0_[9]\,
      I3 => p_0_in_0(9),
      I4 => p_0_in_0(10),
      I5 => \sect_cnt_reg_n_0_[10]\,
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => p_0_in_0(8),
      I2 => \sect_cnt_reg_n_0_[6]\,
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => \sect_cnt_reg_n_0_[7]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => p_0_in_0(5),
      I2 => \sect_cnt_reg_n_0_[3]\,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(4),
      I5 => \sect_cnt_reg_n_0_[4]\,
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[0]\,
      I1 => p_0_in_0(0),
      I2 => \sect_cnt_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => \sect_cnt_reg_n_0_[2]\,
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_0,
      S(2) => last_sect_carry_i_2_n_0,
      S(1) => last_sect_carry_i_3_n_0,
      S(0) => last_sect_carry_i_4_n_0
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \last_sect_carry__0_n_0\,
      CO(2) => \last_sect_carry__0_n_1\,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_0\,
      S(2) => \last_sect_carry__0_i_2_n_0\,
      S(1) => \last_sect_carry__0_i_3_n_0\,
      S(0) => \last_sect_carry__0_i_4_n_0\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \sect_cnt_reg_n_0_[23]\,
      I2 => \sect_cnt_reg_n_0_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_0_[22]\,
      I5 => p_0_in0_in(22),
      O => \last_sect_carry__0_i_1_n_0\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[18]\,
      I1 => p_0_in0_in(18),
      I2 => \sect_cnt_reg_n_0_[19]\,
      I3 => p_0_in0_in(19),
      I4 => p_0_in0_in(20),
      I5 => \sect_cnt_reg_n_0_[20]\,
      O => \last_sect_carry__0_i_2_n_0\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => p_0_in0_in(17),
      I2 => \sect_cnt_reg_n_0_[15]\,
      I3 => p_0_in0_in(15),
      I4 => p_0_in0_in(16),
      I5 => \sect_cnt_reg_n_0_[16]\,
      O => \last_sect_carry__0_i_3_n_0\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      I3 => p_0_in0_in(12),
      I4 => \sect_cnt_reg_n_0_[13]\,
      I5 => p_0_in0_in(13),
      O => \last_sect_carry__0_i_4_n_0\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_0\,
      CO(3) => \last_sect_carry__1_n_0\,
      CO(2) => \last_sect_carry__1_n_1\,
      CO(1) => \last_sect_carry__1_n_2\,
      CO(0) => \last_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_0\,
      S(2) => \last_sect_carry__1_i_2_n_0\,
      S(1) => \last_sect_carry__1_i_3_n_0\,
      S(0) => \last_sect_carry__1_i_4_n_0\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(35),
      I1 => \sect_cnt_reg_n_0_[35]\,
      I2 => \sect_cnt_reg_n_0_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_0_[34]\,
      I5 => p_0_in0_in(34),
      O => \last_sect_carry__1_i_1_n_0\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[30]\,
      I1 => p_0_in0_in(30),
      I2 => \sect_cnt_reg_n_0_[31]\,
      I3 => p_0_in0_in(31),
      I4 => p_0_in0_in(32),
      I5 => \sect_cnt_reg_n_0_[32]\,
      O => \last_sect_carry__1_i_2_n_0\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(29),
      I1 => \sect_cnt_reg_n_0_[29]\,
      I2 => \sect_cnt_reg_n_0_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_0_[28]\,
      I5 => p_0_in0_in(28),
      O => \last_sect_carry__1_i_3_n_0\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(26),
      I1 => \sect_cnt_reg_n_0_[26]\,
      I2 => \sect_cnt_reg_n_0_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_0_[25]\,
      I5 => p_0_in0_in(25),
      O => \last_sect_carry__1_i_4_n_0\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_0\,
      CO(3) => \last_sect_carry__2_n_0\,
      CO(2) => \last_sect_carry__2_n_1\,
      CO(1) => \last_sect_carry__2_n_2\,
      CO(0) => \last_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_0\,
      S(2) => \last_sect_carry__2_i_2_n_0\,
      S(1) => \last_sect_carry__2_i_3_n_0\,
      S(0) => \last_sect_carry__2_i_4_n_0\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[47]\,
      I1 => p_0_in0_in(47),
      I2 => \sect_cnt_reg_n_0_[45]\,
      I3 => p_0_in0_in(45),
      I4 => p_0_in0_in(46),
      I5 => \sect_cnt_reg_n_0_[46]\,
      O => \last_sect_carry__2_i_1_n_0\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(44),
      I1 => \sect_cnt_reg_n_0_[44]\,
      I2 => \sect_cnt_reg_n_0_[42]\,
      I3 => p_0_in0_in(42),
      I4 => \sect_cnt_reg_n_0_[43]\,
      I5 => p_0_in0_in(43),
      O => \last_sect_carry__2_i_2_n_0\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[39]\,
      I1 => p_0_in0_in(39),
      I2 => \sect_cnt_reg_n_0_[40]\,
      I3 => p_0_in0_in(40),
      I4 => p_0_in0_in(41),
      I5 => \sect_cnt_reg_n_0_[41]\,
      O => \last_sect_carry__2_i_3_n_0\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[36]\,
      I1 => p_0_in0_in(36),
      I2 => \sect_cnt_reg_n_0_[37]\,
      I3 => p_0_in0_in(37),
      I4 => p_0_in0_in(38),
      I5 => \sect_cnt_reg_n_0_[38]\,
      O => \last_sect_carry__2_i_4_n_0\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_83,
      S(0) => fifo_rreq_n_84
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => p_0_in0_in(9),
      I2 => \sect_cnt_reg_n_0_[10]\,
      I3 => p_0_in0_in(10),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_0_[11]\,
      O => last_sect_carry_i_1_n_0
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => p_0_in0_in(6),
      I2 => \sect_cnt_reg_n_0_[7]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_0_[8]\,
      O => last_sect_carry_i_2_n_0
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_0_[3]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_0_[5]\,
      O => last_sect_carry_i_3_n_0
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => p_0_in0_in(2),
      I2 => \sect_cnt_reg_n_0_[0]\,
      I3 => p_0_in0_in(0),
      I4 => p_0_in0_in(1),
      I5 => \sect_cnt_reg_n_0_[1]\,
      O => last_sect_carry_i_4_n_0
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_42,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_44,
      S(2) => buff_rdata_n_45,
      S(1) => buff_rdata_n_46,
      S(0) => buff_rdata_n_47
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_48,
      S(1) => buff_rdata_n_49,
      S(0) => buff_rdata_n_50
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_57,
      Q => rreq_handling_reg_n_0,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      E(0) => next_beat,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \data_p1_reg[31]_0\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p2_reg[31]_0\(31) => \bus_equal_gen.data_buf_reg_n_0_[31]\,
      \data_p2_reg[31]_0\(30) => \bus_equal_gen.data_buf_reg_n_0_[30]\,
      \data_p2_reg[31]_0\(29) => \bus_equal_gen.data_buf_reg_n_0_[29]\,
      \data_p2_reg[31]_0\(28) => \bus_equal_gen.data_buf_reg_n_0_[28]\,
      \data_p2_reg[31]_0\(27) => \bus_equal_gen.data_buf_reg_n_0_[27]\,
      \data_p2_reg[31]_0\(26) => \bus_equal_gen.data_buf_reg_n_0_[26]\,
      \data_p2_reg[31]_0\(25) => \bus_equal_gen.data_buf_reg_n_0_[25]\,
      \data_p2_reg[31]_0\(24) => \bus_equal_gen.data_buf_reg_n_0_[24]\,
      \data_p2_reg[31]_0\(23) => \bus_equal_gen.data_buf_reg_n_0_[23]\,
      \data_p2_reg[31]_0\(22) => \bus_equal_gen.data_buf_reg_n_0_[22]\,
      \data_p2_reg[31]_0\(21) => \bus_equal_gen.data_buf_reg_n_0_[21]\,
      \data_p2_reg[31]_0\(20) => \bus_equal_gen.data_buf_reg_n_0_[20]\,
      \data_p2_reg[31]_0\(19) => \bus_equal_gen.data_buf_reg_n_0_[19]\,
      \data_p2_reg[31]_0\(18) => \bus_equal_gen.data_buf_reg_n_0_[18]\,
      \data_p2_reg[31]_0\(17) => \bus_equal_gen.data_buf_reg_n_0_[17]\,
      \data_p2_reg[31]_0\(16) => \bus_equal_gen.data_buf_reg_n_0_[16]\,
      \data_p2_reg[31]_0\(15) => \bus_equal_gen.data_buf_reg_n_0_[15]\,
      \data_p2_reg[31]_0\(14) => \bus_equal_gen.data_buf_reg_n_0_[14]\,
      \data_p2_reg[31]_0\(13) => \bus_equal_gen.data_buf_reg_n_0_[13]\,
      \data_p2_reg[31]_0\(12) => \bus_equal_gen.data_buf_reg_n_0_[12]\,
      \data_p2_reg[31]_0\(11) => \bus_equal_gen.data_buf_reg_n_0_[11]\,
      \data_p2_reg[31]_0\(10) => \bus_equal_gen.data_buf_reg_n_0_[10]\,
      \data_p2_reg[31]_0\(9) => \bus_equal_gen.data_buf_reg_n_0_[9]\,
      \data_p2_reg[31]_0\(8) => \bus_equal_gen.data_buf_reg_n_0_[8]\,
      \data_p2_reg[31]_0\(7) => \bus_equal_gen.data_buf_reg_n_0_[7]\,
      \data_p2_reg[31]_0\(6) => \bus_equal_gen.data_buf_reg_n_0_[6]\,
      \data_p2_reg[31]_0\(5) => \bus_equal_gen.data_buf_reg_n_0_[5]\,
      \data_p2_reg[31]_0\(4) => \bus_equal_gen.data_buf_reg_n_0_[4]\,
      \data_p2_reg[31]_0\(3) => \bus_equal_gen.data_buf_reg_n_0_[3]\,
      \data_p2_reg[31]_0\(2) => \bus_equal_gen.data_buf_reg_n_0_[2]\,
      \data_p2_reg[31]_0\(1) => \bus_equal_gen.data_buf_reg_n_0_[1]\,
      \data_p2_reg[31]_0\(0) => \bus_equal_gen.data_buf_reg_n_0_[0]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_0\
    );
rs_rreq: entity work.base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice
     port map (
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      E(0) => E(0),
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]\,
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[72]_0\(70 downto 62) => rs2f_rreq_data(72 downto 64),
      \data_p1_reg[72]_0\(61 downto 0) => rs2f_rreq_data(61 downto 0),
      \data_p1_reg[72]_1\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p2_reg[72]_0\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      \data_p2_reg[72]_1\(70 downto 0) => \data_p2_reg[72]_0\(70 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => fifo_rctl_n_61
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => fifo_rctl_n_61
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_0_[48]\,
      S(2) => \sect_cnt_reg_n_0_[47]\,
      S(1) => \sect_cnt_reg_n_0_[46]\,
      S(0) => \sect_cnt_reg_n_0_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[51]\,
      S(1) => \sect_cnt_reg_n_0_[50]\,
      S(0) => \sect_cnt_reg_n_0_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_0_[20]\,
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_0_[24]\,
      S(2) => \sect_cnt_reg_n_0_[23]\,
      S(1) => \sect_cnt_reg_n_0_[22]\,
      S(0) => \sect_cnt_reg_n_0_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_0_[28]\,
      S(2) => \sect_cnt_reg_n_0_[27]\,
      S(1) => \sect_cnt_reg_n_0_[26]\,
      S(0) => \sect_cnt_reg_n_0_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_0_[32]\,
      S(2) => \sect_cnt_reg_n_0_[31]\,
      S(1) => \sect_cnt_reg_n_0_[30]\,
      S(0) => \sect_cnt_reg_n_0_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_0_[36]\,
      S(2) => \sect_cnt_reg_n_0_[35]\,
      S(1) => \sect_cnt_reg_n_0_[34]\,
      S(0) => \sect_cnt_reg_n_0_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_0_[40]\,
      S(2) => \sect_cnt_reg_n_0_[39]\,
      S(1) => \sect_cnt_reg_n_0_[38]\,
      S(0) => \sect_cnt_reg_n_0_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_0_[44]\,
      S(2) => \sect_cnt_reg_n_0_[43]\,
      S(1) => \sect_cnt_reg_n_0_[42]\,
      S(0) => \sect_cnt_reg_n_0_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_53,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_52,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_29,
      Q => \sect_cnt_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_28,
      Q => \sect_cnt_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_27,
      Q => \sect_cnt_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_26,
      Q => \sect_cnt_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_25,
      Q => \sect_cnt_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_24,
      Q => \sect_cnt_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_51,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_23,
      Q => \sect_cnt_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_22,
      Q => \sect_cnt_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_21,
      Q => \sect_cnt_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_20,
      Q => \sect_cnt_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_19,
      Q => \sect_cnt_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_18,
      Q => \sect_cnt_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_17,
      Q => \sect_cnt_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_16,
      Q => \sect_cnt_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_15,
      Q => \sect_cnt_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_14,
      Q => \sect_cnt_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_50,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_13,
      Q => \sect_cnt_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_12,
      Q => \sect_cnt_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_11,
      Q => \sect_cnt_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_10,
      Q => \sect_cnt_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_9,
      Q => \sect_cnt_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_8,
      Q => \sect_cnt_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_7,
      Q => \sect_cnt_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_6,
      Q => \sect_cnt_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_5,
      Q => \sect_cnt_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_4,
      Q => \sect_cnt_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_3,
      Q => \sect_cnt_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_2,
      Q => \sect_cnt_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_79,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_68,
      Q => p_1_in(0),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_69,
      Q => p_1_in(1),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_70,
      Q => p_1_in(2),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_71,
      Q => p_1_in(3),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_72,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_73,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_74,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_75,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_76,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_62,
      D => fifo_rctl_n_77,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[32]\,
      Q => p_0_in_0(20),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[33]\,
      Q => p_0_in_0(21),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[34]\,
      Q => p_0_in_0(22),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[35]\,
      Q => p_0_in_0(23),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[36]\,
      Q => p_0_in_0(24),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[37]\,
      Q => p_0_in_0(25),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[38]\,
      Q => p_0_in_0(26),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[39]\,
      Q => p_0_in_0(27),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[40]\,
      Q => p_0_in_0(28),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[41]\,
      Q => p_0_in_0(29),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[42]\,
      Q => p_0_in_0(30),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[43]\,
      Q => p_0_in_0(31),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[44]\,
      Q => p_0_in_0(32),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[45]\,
      Q => p_0_in_0(33),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[46]\,
      Q => p_0_in_0(34),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[47]\,
      Q => p_0_in_0(35),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[48]\,
      Q => p_0_in_0(36),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[49]\,
      Q => p_0_in_0(37),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[50]\,
      Q => p_0_in_0(38),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[51]\,
      Q => p_0_in_0(39),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[52]\,
      Q => p_0_in_0(40),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[53]\,
      Q => p_0_in_0(41),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[54]\,
      Q => p_0_in_0(42),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[55]\,
      Q => p_0_in_0(43),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[56]\,
      Q => p_0_in_0(44),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[57]\,
      Q => p_0_in_0(45),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[58]\,
      Q => p_0_in_0(46),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[59]\,
      Q => p_0_in_0(47),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[60]\,
      Q => p_0_in_0(48),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[61]\,
      Q => p_0_in_0(49),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[62]\,
      Q => p_0_in_0(50),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[63]\,
      Q => p_0_in_0(51),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(8),
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(9),
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(10),
      Q => \start_addr_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(11),
      Q => \start_addr_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(12),
      Q => \start_addr_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(13),
      Q => \start_addr_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(14),
      Q => \start_addr_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(15),
      Q => \start_addr_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(16),
      Q => \start_addr_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(17),
      Q => \start_addr_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(18),
      Q => \start_addr_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(19),
      Q => \start_addr_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(20),
      Q => \start_addr_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(21),
      Q => \start_addr_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(22),
      Q => \start_addr_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(23),
      Q => \start_addr_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(24),
      Q => \start_addr_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(25),
      Q => \start_addr_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(26),
      Q => \start_addr_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(27),
      Q => \start_addr_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(0),
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(28),
      Q => \start_addr_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(29),
      Q => \start_addr_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(30),
      Q => \start_addr_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(31),
      Q => \start_addr_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(32),
      Q => \start_addr_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(33),
      Q => \start_addr_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(34),
      Q => \start_addr_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(35),
      Q => \start_addr_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(36),
      Q => \start_addr_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(37),
      Q => \start_addr_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(1),
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(38),
      Q => \start_addr_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(39),
      Q => \start_addr_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(40),
      Q => \start_addr_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(41),
      Q => \start_addr_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(42),
      Q => \start_addr_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(43),
      Q => \start_addr_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(44),
      Q => \start_addr_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(45),
      Q => \start_addr_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(46),
      Q => \start_addr_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(47),
      Q => \start_addr_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(2),
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(48),
      Q => \start_addr_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(49),
      Q => \start_addr_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(50),
      Q => \start_addr_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(51),
      Q => \start_addr_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(52),
      Q => \start_addr_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(53),
      Q => \start_addr_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(54),
      Q => \start_addr_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(55),
      Q => \start_addr_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(56),
      Q => \start_addr_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(57),
      Q => \start_addr_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(3),
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(58),
      Q => \start_addr_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(59),
      Q => \start_addr_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(60),
      Q => \start_addr_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(61),
      Q => \start_addr_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(4),
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(5),
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(6),
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_60,
      D => \^q\(7),
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read is
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_5,
      Q(2 downto 1) => mOutPtr_reg(5 downto 4),
      Q(0) => mOutPtr_reg(0),
      S(3) => buff_rdata_n_9,
      S(2) => buff_rdata_n_10,
      S(1) => buff_rdata_n_11,
      S(0) => buff_rdata_n_12,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      dout_valid_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_13,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_14,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_15,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_1,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_rdata_n_5,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_9,
      S(2) => buff_rdata_n_10,
      S(1) => buff_rdata_n_11,
      S(0) => buff_rdata_n_12
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rs_rdata: entity work.\base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => rs_rdata_n_1,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write is
  port (
    gmem2_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    m_axi_gmem2_WLAST : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]_0\ : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWVALID_0 : in STD_LOGIC;
    \throttl_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_equal_gen.WLAST_Dummy_reg_0\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]_0\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    \pout_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \align_len0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len_reg_n_0_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_58\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_63\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_64\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_65\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_66\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_67\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[63]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[13]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[17]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[21]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[25]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[29]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[33]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_1 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 72 downto 64 );
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry__1_n_2\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry__2_n_2\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__3_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^m_axi_gmem2_wlast\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair362";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[63]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair326";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[13]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[13]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[17]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[17]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[21]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[21]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[25]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[25]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[29]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[29]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[33]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[33]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[37]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[37]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[41]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[41]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[45]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[45]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[49]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[49]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[53]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[53]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[57]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[57]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[5]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[61]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[61]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[63]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[9]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair370";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  WVALID_Dummy <= \^wvalid_dummy\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  full_n_reg <= \^full_n_reg\;
  m_axi_gmem2_AWADDR(61 downto 0) <= \^m_axi_gmem2_awaddr\(61 downto 0);
  m_axi_gmem2_WLAST <= \^m_axi_gmem2_wlast\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_0\,
      CO(2) => \align_len0_inferred__1/i__carry_n_1\,
      CO(1) => \align_len0_inferred__1/i__carry_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => fifo_wreq_data(66 downto 64),
      DI(0) => '0',
      O(3 downto 1) => \align_len0__0\(4 downto 2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_81,
      S(2) => fifo_wreq_n_82,
      S(1) => fifo_wreq_n_83,
      S(0) => '1'
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_0\,
      CO(3) => \align_len0_inferred__1/i__carry__0_n_0\,
      CO(2) => \align_len0_inferred__1/i__carry__0_n_1\,
      CO(1) => \align_len0_inferred__1/i__carry__0_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(70 downto 67),
      O(3 downto 0) => \align_len0__0\(8 downto 5),
      S(3) => fifo_wreq_n_77,
      S(2) => fifo_wreq_n_78,
      S(1) => fifo_wreq_n_79,
      S(0) => fifo_wreq_n_80
    );
\align_len0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry__1_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_wreq_data(72 downto 71),
      O(3) => \NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED\(3),
      O(2) => \align_len0__0\(31),
      O(1 downto 0) => \align_len0__0\(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => fifo_wreq_n_75,
      S(0) => fifo_wreq_n_76
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(10),
      Q => \align_len_reg_n_0_[10]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(2),
      Q => \align_len_reg_n_0_[2]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_0_[31]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(3),
      Q => \align_len_reg_n_0_[3]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(4),
      Q => \align_len_reg_n_0_[4]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(5),
      Q => \align_len_reg_n_0_[5]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(6),
      Q => \align_len_reg_n_0_[6]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(7),
      Q => \align_len_reg_n_0_[7]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(8),
      Q => \align_len_reg_n_0_[8]\,
      R => fifo_wreq_n_86
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(9),
      Q => \align_len_reg_n_0_[9]\,
      R => fifo_wreq_n_86
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[3]\,
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[4]\,
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[5]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[6]\,
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[7]\,
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[8]\,
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[9]\,
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[10]\,
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[31]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(0) => buff_wdata_n_9,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => buff_wdata_n_11,
      S(2) => buff_wdata_n_12,
      S(1) => buff_wdata_n_13,
      S(0) => buff_wdata_n_14,
      SR(0) => \^sr\(0),
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => \^wvalid_dummy\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.WLAST_Dummy_reg_0\,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_10,
      \bus_equal_gen.len_cnt_reg[0]\ => \bus_equal_gen.len_cnt_reg[0]_0\,
      \bus_equal_gen.len_cnt_reg[0]_0\ => \bus_equal_gen.len_cnt_reg[0]_1\,
      \bus_equal_gen.len_cnt_reg[0]_1\ => \bus_equal_gen.fifo_burst_n_2\,
      \bus_equal_gen.len_cnt_reg[0]_2\(1 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 6),
      \bus_equal_gen.len_cnt_reg[7]\(0) => buff_wdata_n_18,
      \bus_equal_gen.len_cnt_reg[7]_0\ => buff_wdata_n_19,
      \dout_buf_reg[35]_0\(35 downto 32) => tmp_strb(3 downto 0),
      \dout_buf_reg[35]_0\(31) => buff_wdata_n_24,
      \dout_buf_reg[35]_0\(30) => buff_wdata_n_25,
      \dout_buf_reg[35]_0\(29) => buff_wdata_n_26,
      \dout_buf_reg[35]_0\(28) => buff_wdata_n_27,
      \dout_buf_reg[35]_0\(27) => buff_wdata_n_28,
      \dout_buf_reg[35]_0\(26) => buff_wdata_n_29,
      \dout_buf_reg[35]_0\(25) => buff_wdata_n_30,
      \dout_buf_reg[35]_0\(24) => buff_wdata_n_31,
      \dout_buf_reg[35]_0\(23) => buff_wdata_n_32,
      \dout_buf_reg[35]_0\(22) => buff_wdata_n_33,
      \dout_buf_reg[35]_0\(21) => buff_wdata_n_34,
      \dout_buf_reg[35]_0\(20) => buff_wdata_n_35,
      \dout_buf_reg[35]_0\(19) => buff_wdata_n_36,
      \dout_buf_reg[35]_0\(18) => buff_wdata_n_37,
      \dout_buf_reg[35]_0\(17) => buff_wdata_n_38,
      \dout_buf_reg[35]_0\(16) => buff_wdata_n_39,
      \dout_buf_reg[35]_0\(15) => buff_wdata_n_40,
      \dout_buf_reg[35]_0\(14) => buff_wdata_n_41,
      \dout_buf_reg[35]_0\(13) => buff_wdata_n_42,
      \dout_buf_reg[35]_0\(12) => buff_wdata_n_43,
      \dout_buf_reg[35]_0\(11) => buff_wdata_n_44,
      \dout_buf_reg[35]_0\(10) => buff_wdata_n_45,
      \dout_buf_reg[35]_0\(9) => buff_wdata_n_46,
      \dout_buf_reg[35]_0\(8) => buff_wdata_n_47,
      \dout_buf_reg[35]_0\(7) => buff_wdata_n_48,
      \dout_buf_reg[35]_0\(6) => buff_wdata_n_49,
      \dout_buf_reg[35]_0\(5) => buff_wdata_n_50,
      \dout_buf_reg[35]_0\(4) => buff_wdata_n_51,
      \dout_buf_reg[35]_0\(3) => buff_wdata_n_52,
      \dout_buf_reg[35]_0\(2) => buff_wdata_n_53,
      \dout_buf_reg[35]_0\(1) => buff_wdata_n_54,
      \dout_buf_reg[35]_0\(0) => buff_wdata_n_55,
      gmem2_WREADY => gmem2_WREADY,
      \mOutPtr_reg[5]_0\(5 downto 0) => mOutPtr_reg(5 downto 0),
      \mOutPtr_reg[6]_0\(2) => buff_wdata_n_15,
      \mOutPtr_reg[6]_0\(1) => buff_wdata_n_16,
      \mOutPtr_reg[6]_0\(0) => buff_wdata_n_17,
      m_axi_gmem2_WLAST => \^m_axi_gmem2_wlast\,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      p_30_in => p_30_in,
      push => push
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_19,
      Q => \^m_axi_gmem2_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_10,
      Q => \^wvalid_dummy\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_gmem2_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_gmem2_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem2_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem2_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_gmem2_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_gmem2_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_gmem2_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_gmem2_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_gmem2_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_gmem2_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_gmem2_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_gmem2_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_gmem2_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_gmem2_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_gmem2_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_gmem2_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_gmem2_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_gmem2_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_29,
      Q => m_axi_gmem2_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_28,
      Q => m_axi_gmem2_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_27,
      Q => m_axi_gmem2_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_26,
      Q => m_axi_gmem2_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_gmem2_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_25,
      Q => m_axi_gmem2_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_24,
      Q => m_axi_gmem2_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_gmem2_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_gmem2_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_gmem2_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_gmem2_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_gmem2_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_gmem2_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_gmem2_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo
     port map (
      CO(0) => last_sect,
      D(51) => \bus_equal_gen.fifo_burst_n_5\,
      D(50) => \bus_equal_gen.fifo_burst_n_6\,
      D(49) => \bus_equal_gen.fifo_burst_n_7\,
      D(48) => \bus_equal_gen.fifo_burst_n_8\,
      D(47) => \bus_equal_gen.fifo_burst_n_9\,
      D(46) => \bus_equal_gen.fifo_burst_n_10\,
      D(45) => \bus_equal_gen.fifo_burst_n_11\,
      D(44) => \bus_equal_gen.fifo_burst_n_12\,
      D(43) => \bus_equal_gen.fifo_burst_n_13\,
      D(42) => \bus_equal_gen.fifo_burst_n_14\,
      D(41) => \bus_equal_gen.fifo_burst_n_15\,
      D(40) => \bus_equal_gen.fifo_burst_n_16\,
      D(39) => \bus_equal_gen.fifo_burst_n_17\,
      D(38) => \bus_equal_gen.fifo_burst_n_18\,
      D(37) => \bus_equal_gen.fifo_burst_n_19\,
      D(36) => \bus_equal_gen.fifo_burst_n_20\,
      D(35) => \bus_equal_gen.fifo_burst_n_21\,
      D(34) => \bus_equal_gen.fifo_burst_n_22\,
      D(33) => \bus_equal_gen.fifo_burst_n_23\,
      D(32) => \bus_equal_gen.fifo_burst_n_24\,
      D(31) => \bus_equal_gen.fifo_burst_n_25\,
      D(30) => \bus_equal_gen.fifo_burst_n_26\,
      D(29) => \bus_equal_gen.fifo_burst_n_27\,
      D(28) => \bus_equal_gen.fifo_burst_n_28\,
      D(27) => \bus_equal_gen.fifo_burst_n_29\,
      D(26) => \bus_equal_gen.fifo_burst_n_30\,
      D(25) => \bus_equal_gen.fifo_burst_n_31\,
      D(24) => \bus_equal_gen.fifo_burst_n_32\,
      D(23) => \bus_equal_gen.fifo_burst_n_33\,
      D(22) => \bus_equal_gen.fifo_burst_n_34\,
      D(21) => \bus_equal_gen.fifo_burst_n_35\,
      D(20) => \bus_equal_gen.fifo_burst_n_36\,
      D(19) => \bus_equal_gen.fifo_burst_n_37\,
      D(18) => \bus_equal_gen.fifo_burst_n_38\,
      D(17) => \bus_equal_gen.fifo_burst_n_39\,
      D(16) => \bus_equal_gen.fifo_burst_n_40\,
      D(15) => \bus_equal_gen.fifo_burst_n_41\,
      D(14) => \bus_equal_gen.fifo_burst_n_42\,
      D(13) => \bus_equal_gen.fifo_burst_n_43\,
      D(12) => \bus_equal_gen.fifo_burst_n_44\,
      D(11) => \bus_equal_gen.fifo_burst_n_45\,
      D(10) => \bus_equal_gen.fifo_burst_n_46\,
      D(9) => \bus_equal_gen.fifo_burst_n_47\,
      D(8) => \bus_equal_gen.fifo_burst_n_48\,
      D(7) => \bus_equal_gen.fifo_burst_n_49\,
      D(6) => \bus_equal_gen.fifo_burst_n_50\,
      D(5) => \bus_equal_gen.fifo_burst_n_51\,
      D(4) => \bus_equal_gen.fifo_burst_n_52\,
      D(3) => \bus_equal_gen.fifo_burst_n_53\,
      D(2) => \bus_equal_gen.fifo_burst_n_54\,
      D(1) => \bus_equal_gen.fifo_burst_n_55\,
      D(0) => \bus_equal_gen.fifo_burst_n_56\,
      E(0) => p_30_in,
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_equal_gen.fifo_burst_n_65\,
      ap_rst_n_1(0) => \bus_equal_gen.fifo_burst_n_66\,
      burst_valid => burst_valid,
      \bus_equal_gen.len_cnt_reg[5]\ => \bus_equal_gen.fifo_burst_n_2\,
      \could_multi_bursts.last_sect_buf_reg\ => \bus_equal_gen.fifo_burst_n_64\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      next_wreq => next_wreq,
      p_26_in => p_26_in,
      push => push_2,
      push_0 => push_1,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_0_[0]\,
      \sect_cnt_reg[51]\(51) => \start_addr_reg_n_0_[63]\,
      \sect_cnt_reg[51]\(50) => \start_addr_reg_n_0_[62]\,
      \sect_cnt_reg[51]\(49) => \start_addr_reg_n_0_[61]\,
      \sect_cnt_reg[51]\(48) => \start_addr_reg_n_0_[60]\,
      \sect_cnt_reg[51]\(47) => \start_addr_reg_n_0_[59]\,
      \sect_cnt_reg[51]\(46) => \start_addr_reg_n_0_[58]\,
      \sect_cnt_reg[51]\(45) => \start_addr_reg_n_0_[57]\,
      \sect_cnt_reg[51]\(44) => \start_addr_reg_n_0_[56]\,
      \sect_cnt_reg[51]\(43) => \start_addr_reg_n_0_[55]\,
      \sect_cnt_reg[51]\(42) => \start_addr_reg_n_0_[54]\,
      \sect_cnt_reg[51]\(41) => \start_addr_reg_n_0_[53]\,
      \sect_cnt_reg[51]\(40) => \start_addr_reg_n_0_[52]\,
      \sect_cnt_reg[51]\(39) => \start_addr_reg_n_0_[51]\,
      \sect_cnt_reg[51]\(38) => \start_addr_reg_n_0_[50]\,
      \sect_cnt_reg[51]\(37) => \start_addr_reg_n_0_[49]\,
      \sect_cnt_reg[51]\(36) => \start_addr_reg_n_0_[48]\,
      \sect_cnt_reg[51]\(35) => \start_addr_reg_n_0_[47]\,
      \sect_cnt_reg[51]\(34) => \start_addr_reg_n_0_[46]\,
      \sect_cnt_reg[51]\(33) => \start_addr_reg_n_0_[45]\,
      \sect_cnt_reg[51]\(32) => \start_addr_reg_n_0_[44]\,
      \sect_cnt_reg[51]\(31) => \start_addr_reg_n_0_[43]\,
      \sect_cnt_reg[51]\(30) => \start_addr_reg_n_0_[42]\,
      \sect_cnt_reg[51]\(29) => \start_addr_reg_n_0_[41]\,
      \sect_cnt_reg[51]\(28) => \start_addr_reg_n_0_[40]\,
      \sect_cnt_reg[51]\(27) => \start_addr_reg_n_0_[39]\,
      \sect_cnt_reg[51]\(26) => \start_addr_reg_n_0_[38]\,
      \sect_cnt_reg[51]\(25) => \start_addr_reg_n_0_[37]\,
      \sect_cnt_reg[51]\(24) => \start_addr_reg_n_0_[36]\,
      \sect_cnt_reg[51]\(23) => \start_addr_reg_n_0_[35]\,
      \sect_cnt_reg[51]\(22) => \start_addr_reg_n_0_[34]\,
      \sect_cnt_reg[51]\(21) => \start_addr_reg_n_0_[33]\,
      \sect_cnt_reg[51]\(20) => \start_addr_reg_n_0_[32]\,
      \sect_cnt_reg[51]\(19) => \start_addr_reg_n_0_[31]\,
      \sect_cnt_reg[51]\(18) => \start_addr_reg_n_0_[30]\,
      \sect_cnt_reg[51]\(17) => \start_addr_reg_n_0_[29]\,
      \sect_cnt_reg[51]\(16) => \start_addr_reg_n_0_[28]\,
      \sect_cnt_reg[51]\(15) => \start_addr_reg_n_0_[27]\,
      \sect_cnt_reg[51]\(14) => \start_addr_reg_n_0_[26]\,
      \sect_cnt_reg[51]\(13) => \start_addr_reg_n_0_[25]\,
      \sect_cnt_reg[51]\(12) => \start_addr_reg_n_0_[24]\,
      \sect_cnt_reg[51]\(11) => \start_addr_reg_n_0_[23]\,
      \sect_cnt_reg[51]\(10) => \start_addr_reg_n_0_[22]\,
      \sect_cnt_reg[51]\(9) => \start_addr_reg_n_0_[21]\,
      \sect_cnt_reg[51]\(8) => \start_addr_reg_n_0_[20]\,
      \sect_cnt_reg[51]\(7) => \start_addr_reg_n_0_[19]\,
      \sect_cnt_reg[51]\(6) => \start_addr_reg_n_0_[18]\,
      \sect_cnt_reg[51]\(5) => \start_addr_reg_n_0_[17]\,
      \sect_cnt_reg[51]\(4) => \start_addr_reg_n_0_[16]\,
      \sect_cnt_reg[51]\(3) => \start_addr_reg_n_0_[15]\,
      \sect_cnt_reg[51]\(2) => \start_addr_reg_n_0_[14]\,
      \sect_cnt_reg[51]\(1) => \start_addr_reg_n_0_[13]\,
      \sect_cnt_reg[51]\(0) => \start_addr_reg_n_0_[12]\,
      \sect_len_buf_reg[3]\ => \could_multi_bursts.awaddr_buf_reg[2]_0\,
      \sect_len_buf_reg[3]_0\ => \^awvalid_dummy\,
      \sect_len_buf_reg[3]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \sect_len_buf_reg[3]_2\(9) => \sect_len_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[3]_2\(8) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[3]_2\(7) => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[3]_2\(6) => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[3]_2\(5) => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[3]_2\(4) => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[3]_2\(3) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[3]_2\(2) => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[3]_2\(1) => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[3]_2\(0) => \sect_len_buf_reg_n_0_[0]\,
      \sect_len_buf_reg[3]_3\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \sect_len_buf_reg[9]\ => \bus_equal_gen.fifo_burst_n_58\,
      wreq_handling_reg(0) => pop0,
      wreq_handling_reg_0 => \bus_equal_gen.fifo_burst_n_63\,
      wreq_handling_reg_1(0) => \bus_equal_gen.fifo_burst_n_67\,
      wreq_handling_reg_2 => wreq_handling_reg_n_0,
      wreq_handling_reg_3 => fifo_wreq_valid_buf_reg_n_0
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(1),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(2),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(3),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(4),
      I1 => \bus_equal_gen.len_cnt_reg\(2),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      I3 => \bus_equal_gen.len_cnt_reg\(1),
      I4 => \bus_equal_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(3),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(0),
      I4 => \bus_equal_gen.len_cnt_reg\(2),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_0\,
      O => \p_0_in__0\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_0\,
      I2 => \bus_equal_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(3),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(0),
      I4 => \bus_equal_gen.len_cnt_reg\(2),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_0\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(0),
      Q => \bus_equal_gen.len_cnt_reg\(0),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(1),
      Q => \bus_equal_gen.len_cnt_reg\(1),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(2),
      Q => \bus_equal_gen.len_cnt_reg\(2),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(3),
      Q => \bus_equal_gen.len_cnt_reg\(3),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(4),
      Q => \bus_equal_gen.len_cnt_reg\(4),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(5),
      Q => \bus_equal_gen.len_cnt_reg\(5),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(6),
      Q => \bus_equal_gen.len_cnt_reg\(6),
      R => buff_wdata_n_18
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(7),
      Q => \bus_equal_gen.len_cnt_reg\(7),
      R => buff_wdata_n_18
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem2_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem2_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem2_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem2_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_1,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[10]\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[11]\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[12]\,
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[13]\,
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[14]\,
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[15]\,
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[16]\,
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[17]\,
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[18]\,
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[19]\,
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[20]\,
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[21]\,
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[22]\,
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[23]\,
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[24]\,
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[25]\,
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[26]\,
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[27]\,
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[28]\,
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[29]\,
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[2]\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[30]\,
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[31]\,
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[32]\,
      O => awaddr_tmp(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[33]\,
      O => awaddr_tmp(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[34]\,
      O => awaddr_tmp(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[35]\,
      O => awaddr_tmp(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[36]\,
      O => awaddr_tmp(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[37]\,
      O => awaddr_tmp(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[38]\,
      O => awaddr_tmp(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[39]\,
      O => awaddr_tmp(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[3]\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[40]\,
      O => awaddr_tmp(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[41]\,
      O => awaddr_tmp(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[42]\,
      O => awaddr_tmp(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[43]\,
      O => awaddr_tmp(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[44]\,
      O => awaddr_tmp(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[45]\,
      O => awaddr_tmp(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[46]\,
      O => awaddr_tmp(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[47]\,
      O => awaddr_tmp(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[48]\,
      O => awaddr_tmp(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[49]\,
      O => awaddr_tmp(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[4]\,
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem2_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem2_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem2_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[50]\,
      O => awaddr_tmp(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[51]\,
      O => awaddr_tmp(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[52]\,
      O => awaddr_tmp(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[53]\,
      O => awaddr_tmp(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[54]\,
      O => awaddr_tmp(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[55]\,
      O => awaddr_tmp(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(56),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[56]\,
      O => awaddr_tmp(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(57),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[57]\,
      O => awaddr_tmp(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(58),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[58]\,
      O => awaddr_tmp(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(59),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[59]\,
      O => awaddr_tmp(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[5]\,
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(60),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[60]\,
      O => awaddr_tmp(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(61),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[61]\,
      O => awaddr_tmp(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(62),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[62]\,
      O => awaddr_tmp(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(63),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[63]\,
      O => awaddr_tmp(63)
    );
\could_multi_bursts.awaddr_buf[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(5),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[6]\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[7]\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[8]\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem2_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem2_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \could_multi_bursts.awaddr_buf[63]_i_5_n_0\,
      I2 => \sect_addr_buf_reg_n_0_[9]\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem2_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem2_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem2_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem2_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem2_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem2_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem2_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem2_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem2_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem2_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem2_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem2_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem2_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem2_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem2_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem2_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem2_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem2_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem2_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem2_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem2_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem2_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem2_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem2_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(32),
      Q => \^m_axi_gmem2_awaddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(30 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(33),
      Q => \^m_axi_gmem2_awaddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(34),
      Q => \^m_axi_gmem2_awaddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(35),
      Q => \^m_axi_gmem2_awaddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(36),
      Q => \^m_axi_gmem2_awaddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(34 downto 31)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(37),
      Q => \^m_axi_gmem2_awaddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(38),
      Q => \^m_axi_gmem2_awaddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(39),
      Q => \^m_axi_gmem2_awaddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem2_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(40),
      Q => \^m_axi_gmem2_awaddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(38 downto 35)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(41),
      Q => \^m_axi_gmem2_awaddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(42),
      Q => \^m_axi_gmem2_awaddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(43),
      Q => \^m_axi_gmem2_awaddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(44),
      Q => \^m_axi_gmem2_awaddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(42 downto 39)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(45),
      Q => \^m_axi_gmem2_awaddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(46),
      Q => \^m_axi_gmem2_awaddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(47),
      Q => \^m_axi_gmem2_awaddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(48),
      Q => \^m_axi_gmem2_awaddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(46 downto 43)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(49),
      Q => \^m_axi_gmem2_awaddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem2_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem2_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(50),
      Q => \^m_axi_gmem2_awaddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(51),
      Q => \^m_axi_gmem2_awaddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(52),
      Q => \^m_axi_gmem2_awaddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(50 downto 47)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(53),
      Q => \^m_axi_gmem2_awaddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(54),
      Q => \^m_axi_gmem2_awaddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(55),
      Q => \^m_axi_gmem2_awaddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(56),
      Q => \^m_axi_gmem2_awaddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(54 downto 51)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(57),
      Q => \^m_axi_gmem2_awaddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(58),
      Q => \^m_axi_gmem2_awaddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(59),
      Q => \^m_axi_gmem2_awaddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem2_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(60),
      Q => \^m_axi_gmem2_awaddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem2_awaddr\(58 downto 55)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(61),
      Q => \^m_axi_gmem2_awaddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(62),
      Q => \^m_axi_gmem2_awaddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(63),
      Q => \^m_axi_gmem2_awaddr\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem2_awaddr\(61 downto 59)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem2_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem2_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem2_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem2_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem2_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem2_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awlen_tmp(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_64\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push_2,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_equal_gen.fifo_burst_n_65\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_7,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_2_n_0\
    );
\end_addr_buf[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_3_n_0\
    );
\end_addr_buf[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[13]_i_4_n_0\
    );
\end_addr_buf[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[10]\,
      O => \end_addr_buf[13]_i_5_n_0\
    );
\end_addr_buf[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_2_n_0\
    );
\end_addr_buf[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_3_n_0\
    );
\end_addr_buf[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_4_n_0\
    );
\end_addr_buf[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[17]_i_5_n_0\
    );
\end_addr_buf[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_2_n_0\
    );
\end_addr_buf[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_3_n_0\
    );
\end_addr_buf[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_4_n_0\
    );
\end_addr_buf[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[21]_i_5_n_0\
    );
\end_addr_buf[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_2_n_0\
    );
\end_addr_buf[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_3_n_0\
    );
\end_addr_buf[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_4_n_0\
    );
\end_addr_buf[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[25]_i_5_n_0\
    );
\end_addr_buf[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_2_n_0\
    );
\end_addr_buf[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_3_n_0\
    );
\end_addr_buf[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_4_n_0\
    );
\end_addr_buf[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[29]_i_5_n_0\
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => end_addr(2)
    );
\end_addr_buf[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[33]_i_2_n_0\
    );
\end_addr_buf[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[33]_i_3_n_0\
    );
\end_addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[5]\,
      O => \end_addr_buf[5]_i_2_n_0\
    );
\end_addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[4]\,
      O => \end_addr_buf[5]_i_3_n_0\
    );
\end_addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[3]\,
      O => \end_addr_buf[5]_i_4_n_0\
    );
\end_addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => \end_addr_buf[5]_i_5_n_0\
    );
\end_addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[9]\,
      O => \end_addr_buf[9]_i_2_n_0\
    );
\end_addr_buf[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[8]\,
      O => \end_addr_buf[9]_i_3_n_0\
    );
\end_addr_buf[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[7]\,
      O => \end_addr_buf[9]_i_4_n_0\
    );
\end_addr_buf[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[6]\,
      O => \end_addr_buf[9]_i_5_n_0\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[9]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[13]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[13]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[13]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[13]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[13]\,
      DI(2) => \start_addr_reg_n_0_[12]\,
      DI(1) => \start_addr_reg_n_0_[11]\,
      DI(0) => \start_addr_reg_n_0_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_buf[13]_i_2_n_0\,
      S(2) => \end_addr_buf[13]_i_3_n_0\,
      S(1) => \end_addr_buf[13]_i_4_n_0\,
      S(0) => \end_addr_buf[13]_i_5_n_0\
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[13]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[17]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[17]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[17]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[17]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[17]\,
      DI(2) => \start_addr_reg_n_0_[16]\,
      DI(1) => \start_addr_reg_n_0_[15]\,
      DI(0) => \start_addr_reg_n_0_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_buf[17]_i_2_n_0\,
      S(2) => \end_addr_buf[17]_i_3_n_0\,
      S(1) => \end_addr_buf[17]_i_4_n_0\,
      S(0) => \end_addr_buf[17]_i_5_n_0\
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[17]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[21]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[21]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[21]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[21]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[21]\,
      DI(2) => \start_addr_reg_n_0_[20]\,
      DI(1) => \start_addr_reg_n_0_[19]\,
      DI(0) => \start_addr_reg_n_0_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_buf[21]_i_2_n_0\,
      S(2) => \end_addr_buf[21]_i_3_n_0\,
      S(1) => \end_addr_buf[21]_i_4_n_0\,
      S(0) => \end_addr_buf[21]_i_5_n_0\
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[21]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[25]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[25]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[25]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[25]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[25]\,
      DI(2) => \start_addr_reg_n_0_[24]\,
      DI(1) => \start_addr_reg_n_0_[23]\,
      DI(0) => \start_addr_reg_n_0_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_buf[25]_i_2_n_0\,
      S(2) => \end_addr_buf[25]_i_3_n_0\,
      S(1) => \end_addr_buf[25]_i_4_n_0\,
      S(0) => \end_addr_buf[25]_i_5_n_0\
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[25]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[29]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[29]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[29]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[29]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[29]\,
      DI(2) => \start_addr_reg_n_0_[28]\,
      DI(1) => \start_addr_reg_n_0_[27]\,
      DI(0) => \start_addr_reg_n_0_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_buf[29]_i_2_n_0\,
      S(2) => \end_addr_buf[29]_i_3_n_0\,
      S(1) => \end_addr_buf[29]_i_4_n_0\,
      S(0) => \end_addr_buf[29]_i_5_n_0\
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_buf_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[29]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[33]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[33]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[33]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[33]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_0_[31]\,
      DI(0) => \start_addr_reg_n_0_[30]\,
      O(3 downto 0) => end_addr(33 downto 30),
      S(3) => \start_addr_reg_n_0_[33]\,
      S(2) => \start_addr_reg_n_0_[32]\,
      S(1) => \end_addr_buf[33]_i_2_n_0\,
      S(0) => \end_addr_buf[33]_i_3_n_0\
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_buf_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[33]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[37]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[37]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[37]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[37]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(37 downto 34),
      S(3) => \start_addr_reg_n_0_[37]\,
      S(2) => \start_addr_reg_n_0_[36]\,
      S(1) => \start_addr_reg_n_0_[35]\,
      S(0) => \start_addr_reg_n_0_[34]\
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_buf_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[37]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[41]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[41]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[41]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[41]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(41 downto 38),
      S(3) => \start_addr_reg_n_0_[41]\,
      S(2) => \start_addr_reg_n_0_[40]\,
      S(1) => \start_addr_reg_n_0_[39]\,
      S(0) => \start_addr_reg_n_0_[38]\
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_buf_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[41]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[45]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[45]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[45]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[45]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(45 downto 42),
      S(3) => \start_addr_reg_n_0_[45]\,
      S(2) => \start_addr_reg_n_0_[44]\,
      S(1) => \start_addr_reg_n_0_[43]\,
      S(0) => \start_addr_reg_n_0_[42]\
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_buf_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[45]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[49]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[49]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[49]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[49]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(49 downto 46),
      S(3) => \start_addr_reg_n_0_[49]\,
      S(2) => \start_addr_reg_n_0_[48]\,
      S(1) => \start_addr_reg_n_0_[47]\,
      S(0) => \start_addr_reg_n_0_[46]\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_buf_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[49]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[53]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[53]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[53]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[53]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(53 downto 50),
      S(3) => \start_addr_reg_n_0_[53]\,
      S(2) => \start_addr_reg_n_0_[52]\,
      S(1) => \start_addr_reg_n_0_[51]\,
      S(0) => \start_addr_reg_n_0_[50]\
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_buf_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[53]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[57]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[57]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[57]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[57]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(57 downto 54),
      S(3) => \start_addr_reg_n_0_[57]\,
      S(2) => \start_addr_reg_n_0_[56]\,
      S(1) => \start_addr_reg_n_0_[55]\,
      S(0) => \start_addr_reg_n_0_[54]\
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[5]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[5]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[5]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[5]\,
      DI(2) => \start_addr_reg_n_0_[4]\,
      DI(1) => \start_addr_reg_n_0_[3]\,
      DI(0) => \start_addr_reg_n_0_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => \NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \end_addr_buf[5]_i_2_n_0\,
      S(2) => \end_addr_buf[5]_i_3_n_0\,
      S(1) => \end_addr_buf[5]_i_4_n_0\,
      S(0) => \end_addr_buf[5]_i_5_n_0\
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_buf_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[57]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[61]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[61]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[61]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[61]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(61 downto 58),
      S(3) => \start_addr_reg_n_0_[61]\,
      S(2) => \start_addr_reg_n_0_[60]\,
      S(1) => \start_addr_reg_n_0_[59]\,
      S(0) => \start_addr_reg_n_0_[58]\
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[61]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_buf_reg[63]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(63 downto 62),
      S(3 downto 2) => B"00",
      S(1) => \start_addr_reg_n_0_[63]\,
      S(0) => \start_addr_reg_n_0_[62]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[5]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[9]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[9]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[9]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[9]\,
      DI(2) => \start_addr_reg_n_0_[8]\,
      DI(1) => \start_addr_reg_n_0_[7]\,
      DI(0) => \start_addr_reg_n_0_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_buf[9]_i_2_n_0\,
      S(2) => \end_addr_buf[9]_i_3_n_0\,
      S(1) => \end_addr_buf[9]_i_4_n_0\,
      S(0) => \end_addr_buf[9]_i_5_n_0\
    );
fifo_resp: entity work.\base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.awaddr_buf_reg[2]\ => \could_multi_bursts.awaddr_buf_reg[2]_0\,
      \could_multi_bursts.awaddr_buf_reg[2]_0\ => \^awvalid_dummy\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_7,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_equal_gen.fifo_burst_n_58\,
      \could_multi_bursts.sect_handling_reg_2\ => wreq_handling_reg_n_0,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => full_n_reg_0,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => fifo_resp_n_1,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => fifo_resp_n_5,
      next_resp_reg_0 => \^full_n_reg\,
      push => push_2,
      push_0 => push_1,
      push_1 => push_0,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\
    );
fifo_resp_to_user: entity work.\base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      data_vld_reg_0 => data_vld_reg,
      data_vld_reg_1 => data_vld_reg_0,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => \^full_n_reg\,
      full_n_reg_1 => fifo_resp_n_5,
      gmem2_BVALID => gmem2_BVALID,
      \pout_reg[2]_0\ => \pout_reg[2]\,
      push => push_0
    );
fifo_wreq: entity work.\base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => pop0,
      Q(70 downto 62) => fifo_wreq_data(72 downto 64),
      Q(61) => fifo_wreq_n_13,
      Q(60) => fifo_wreq_n_14,
      Q(59) => fifo_wreq_n_15,
      Q(58) => fifo_wreq_n_16,
      Q(57) => fifo_wreq_n_17,
      Q(56) => fifo_wreq_n_18,
      Q(55) => fifo_wreq_n_19,
      Q(54) => fifo_wreq_n_20,
      Q(53) => fifo_wreq_n_21,
      Q(52) => fifo_wreq_n_22,
      Q(51) => fifo_wreq_n_23,
      Q(50) => fifo_wreq_n_24,
      Q(49) => fifo_wreq_n_25,
      Q(48) => fifo_wreq_n_26,
      Q(47) => fifo_wreq_n_27,
      Q(46) => fifo_wreq_n_28,
      Q(45) => fifo_wreq_n_29,
      Q(44) => fifo_wreq_n_30,
      Q(43) => fifo_wreq_n_31,
      Q(42) => fifo_wreq_n_32,
      Q(41) => fifo_wreq_n_33,
      Q(40) => fifo_wreq_n_34,
      Q(39) => fifo_wreq_n_35,
      Q(38) => fifo_wreq_n_36,
      Q(37) => fifo_wreq_n_37,
      Q(36) => fifo_wreq_n_38,
      Q(35) => fifo_wreq_n_39,
      Q(34) => fifo_wreq_n_40,
      Q(33) => fifo_wreq_n_41,
      Q(32) => fifo_wreq_n_42,
      Q(31) => fifo_wreq_n_43,
      Q(30) => fifo_wreq_n_44,
      Q(29) => fifo_wreq_n_45,
      Q(28) => fifo_wreq_n_46,
      Q(27) => fifo_wreq_n_47,
      Q(26) => fifo_wreq_n_48,
      Q(25) => fifo_wreq_n_49,
      Q(24) => fifo_wreq_n_50,
      Q(23) => fifo_wreq_n_51,
      Q(22) => fifo_wreq_n_52,
      Q(21) => fifo_wreq_n_53,
      Q(20) => fifo_wreq_n_54,
      Q(19) => fifo_wreq_n_55,
      Q(18) => fifo_wreq_n_56,
      Q(17) => fifo_wreq_n_57,
      Q(16) => fifo_wreq_n_58,
      Q(15) => fifo_wreq_n_59,
      Q(14) => fifo_wreq_n_60,
      Q(13) => fifo_wreq_n_61,
      Q(12) => fifo_wreq_n_62,
      Q(11) => fifo_wreq_n_63,
      Q(10) => fifo_wreq_n_64,
      Q(9) => fifo_wreq_n_65,
      Q(8) => fifo_wreq_n_66,
      Q(7) => fifo_wreq_n_67,
      Q(6) => fifo_wreq_n_68,
      Q(5) => fifo_wreq_n_69,
      Q(4) => fifo_wreq_n_70,
      Q(3) => fifo_wreq_n_71,
      Q(2) => fifo_wreq_n_72,
      Q(1) => fifo_wreq_n_73,
      Q(0) => fifo_wreq_n_74,
      S(1) => fifo_wreq_n_75,
      S(0) => fifo_wreq_n_76,
      SR(0) => \^sr\(0),
      \align_len_reg[31]\ => wreq_handling_reg_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0(0) => align_len0,
      empty_n_reg_1(0) => fifo_wreq_n_86,
      \end_addr_buf_reg[63]\(1) => fifo_wreq_n_84,
      \end_addr_buf_reg[63]\(0) => fifo_wreq_n_85,
      fifo_wreq_valid => fifo_wreq_valid,
      \last_sect_carry__3\(3 downto 0) => p_0_in0_in(51 downto 48),
      \last_sect_carry__3_0\(3) => \sect_cnt_reg_n_0_[51]\,
      \last_sect_carry__3_0\(2) => \sect_cnt_reg_n_0_[50]\,
      \last_sect_carry__3_0\(1) => \sect_cnt_reg_n_0_[49]\,
      \last_sect_carry__3_0\(0) => \sect_cnt_reg_n_0_[48]\,
      p_26_in => p_26_in,
      push => push_3,
      \q_reg[65]_0\ => fifo_wreq_n_3,
      \q_reg[66]_0\(2) => fifo_wreq_n_81,
      \q_reg[66]_0\(1) => fifo_wreq_n_82,
      \q_reg[66]_0\(0) => fifo_wreq_n_83,
      \q_reg[70]_0\(3) => fifo_wreq_n_77,
      \q_reg[70]_0\(2) => fifo_wreq_n_78,
      \q_reg[70]_0\(1) => fifo_wreq_n_79,
      \q_reg[70]_0\(0) => fifo_wreq_n_80,
      \q_reg[72]_0\(70 downto 62) => rs2f_wreq_data(72 downto 64),
      \q_reg[72]_0\(61 downto 0) => rs2f_wreq_data(61 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_0\,
      S(2) => \first_sect_carry_i_2__0_n_0\,
      S(1) => \first_sect_carry_i_3__0_n_0\,
      S(0) => \first_sect_carry_i_4__0_n_0\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \first_sect_carry__0_n_0\,
      CO(2) => \first_sect_carry__0_n_1\,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_0\,
      S(2) => \first_sect_carry__0_i_2__0_n_0\,
      S(1) => \first_sect_carry__0_i_3__0_n_0\,
      S(0) => \first_sect_carry__0_i_4__0_n_0\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[22]\,
      I1 => p_0_in_0(22),
      I2 => \sect_cnt_reg_n_0_[23]\,
      I3 => p_0_in_0(23),
      I4 => p_0_in_0(21),
      I5 => \sect_cnt_reg_n_0_[21]\,
      O => \first_sect_carry__0_i_1__0_n_0\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => \sect_cnt_reg_n_0_[20]\,
      I2 => \sect_cnt_reg_n_0_[19]\,
      I3 => p_0_in_0(19),
      I4 => \sect_cnt_reg_n_0_[18]\,
      I5 => p_0_in_0(18),
      O => \first_sect_carry__0_i_2__0_n_0\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => p_0_in_0(15),
      I2 => \sect_cnt_reg_n_0_[16]\,
      I3 => p_0_in_0(16),
      I4 => p_0_in_0(17),
      I5 => \sect_cnt_reg_n_0_[17]\,
      O => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => \sect_cnt_reg_n_0_[13]\,
      I3 => p_0_in_0(13),
      I4 => \sect_cnt_reg_n_0_[12]\,
      I5 => p_0_in_0(12),
      O => \first_sect_carry__0_i_4__0_n_0\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_0\,
      CO(3) => \first_sect_carry__1_n_0\,
      CO(2) => \first_sect_carry__1_n_1\,
      CO(1) => \first_sect_carry__1_n_2\,
      CO(0) => \first_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_0\,
      S(2) => \first_sect_carry__1_i_2__0_n_0\,
      S(1) => \first_sect_carry__1_i_3__0_n_0\,
      S(0) => \first_sect_carry__1_i_4__0_n_0\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[33]\,
      I1 => p_0_in_0(33),
      I2 => \sect_cnt_reg_n_0_[34]\,
      I3 => p_0_in_0(34),
      I4 => p_0_in_0(35),
      I5 => \sect_cnt_reg_n_0_[35]\,
      O => \first_sect_carry__1_i_1__0_n_0\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => \sect_cnt_reg_n_0_[32]\,
      I2 => \sect_cnt_reg_n_0_[30]\,
      I3 => p_0_in_0(30),
      I4 => \sect_cnt_reg_n_0_[31]\,
      I5 => p_0_in_0(31),
      O => \first_sect_carry__1_i_2__0_n_0\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => \sect_cnt_reg_n_0_[29]\,
      I2 => \sect_cnt_reg_n_0_[27]\,
      I3 => p_0_in_0(27),
      I4 => \sect_cnt_reg_n_0_[28]\,
      I5 => p_0_in_0(28),
      O => \first_sect_carry__1_i_3__0_n_0\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[25]\,
      I1 => p_0_in_0(25),
      I2 => \sect_cnt_reg_n_0_[26]\,
      I3 => p_0_in_0(26),
      I4 => p_0_in_0(24),
      I5 => \sect_cnt_reg_n_0_[24]\,
      O => \first_sect_carry__1_i_4__0_n_0\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_0\,
      CO(3) => \first_sect_carry__2_n_0\,
      CO(2) => \first_sect_carry__2_n_1\,
      CO(1) => \first_sect_carry__2_n_2\,
      CO(0) => \first_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_0\,
      S(2) => \first_sect_carry__2_i_2__0_n_0\,
      S(1) => \first_sect_carry__2_i_3__0_n_0\,
      S(0) => \first_sect_carry__2_i_4__0_n_0\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => \sect_cnt_reg_n_0_[47]\,
      I2 => \sect_cnt_reg_n_0_[45]\,
      I3 => p_0_in_0(45),
      I4 => \sect_cnt_reg_n_0_[46]\,
      I5 => p_0_in_0(46),
      O => \first_sect_carry__2_i_1__0_n_0\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => \sect_cnt_reg_n_0_[44]\,
      I2 => \sect_cnt_reg_n_0_[42]\,
      I3 => p_0_in_0(42),
      I4 => \sect_cnt_reg_n_0_[43]\,
      I5 => p_0_in_0(43),
      O => \first_sect_carry__2_i_2__0_n_0\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[39]\,
      I1 => p_0_in_0(39),
      I2 => \sect_cnt_reg_n_0_[40]\,
      I3 => p_0_in_0(40),
      I4 => p_0_in_0(41),
      I5 => \sect_cnt_reg_n_0_[41]\,
      O => \first_sect_carry__2_i_3__0_n_0\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[36]\,
      I1 => p_0_in_0(36),
      I2 => \sect_cnt_reg_n_0_[37]\,
      I3 => p_0_in_0(37),
      I4 => p_0_in_0(38),
      I5 => \sect_cnt_reg_n_0_[38]\,
      O => \first_sect_carry__2_i_4__0_n_0\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_0\,
      S(0) => \first_sect_carry__3_i_2__0_n_0\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_0_[51]\,
      O => \first_sect_carry__3_i_1__0_n_0\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => \sect_cnt_reg_n_0_[50]\,
      I2 => \sect_cnt_reg_n_0_[48]\,
      I3 => p_0_in_0(48),
      I4 => \sect_cnt_reg_n_0_[49]\,
      I5 => p_0_in_0(49),
      O => \first_sect_carry__3_i_2__0_n_0\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => p_0_in_0(9),
      I2 => \sect_cnt_reg_n_0_[10]\,
      I3 => p_0_in_0(10),
      I4 => p_0_in_0(11),
      I5 => \sect_cnt_reg_n_0_[11]\,
      O => \first_sect_carry_i_1__0_n_0\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => p_0_in_0(6),
      I2 => \sect_cnt_reg_n_0_[7]\,
      I3 => p_0_in_0(7),
      I4 => p_0_in_0(8),
      I5 => \sect_cnt_reg_n_0_[8]\,
      O => \first_sect_carry_i_2__0_n_0\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => \sect_cnt_reg_n_0_[4]\,
      I2 => \sect_cnt_reg_n_0_[5]\,
      I3 => p_0_in_0(5),
      I4 => \sect_cnt_reg_n_0_[3]\,
      I5 => p_0_in_0(3),
      O => \first_sect_carry_i_3__0_n_0\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \sect_cnt_reg_n_0_[2]\,
      I2 => \sect_cnt_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      I4 => \sect_cnt_reg_n_0_[0]\,
      I5 => p_0_in_0(0),
      O => \first_sect_carry_i_4__0_n_0\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_3,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_0\,
      S(2) => \last_sect_carry_i_2__0_n_0\,
      S(1) => \last_sect_carry_i_3__0_n_0\,
      S(0) => \last_sect_carry_i_4__0_n_0\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \last_sect_carry__0_n_0\,
      CO(2) => \last_sect_carry__0_n_1\,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_0\,
      S(2) => \last_sect_carry__0_i_2__0_n_0\,
      S(1) => \last_sect_carry__0_i_3__0_n_0\,
      S(0) => \last_sect_carry__0_i_4__0_n_0\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \sect_cnt_reg_n_0_[21]\,
      I2 => p_0_in0_in(22),
      I3 => \sect_cnt_reg_n_0_[22]\,
      I4 => \sect_cnt_reg_n_0_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1__0_n_0\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \sect_cnt_reg_n_0_[20]\,
      I2 => p_0_in0_in(18),
      I3 => \sect_cnt_reg_n_0_[18]\,
      I4 => p_0_in0_in(19),
      I5 => \sect_cnt_reg_n_0_[19]\,
      O => \last_sect_carry__0_i_2__0_n_0\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \sect_cnt_reg_n_0_[16]\,
      I2 => p_0_in0_in(17),
      I3 => \sect_cnt_reg_n_0_[17]\,
      I4 => \sect_cnt_reg_n_0_[15]\,
      I5 => p_0_in0_in(15),
      O => \last_sect_carry__0_i_3__0_n_0\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => p_0_in0_in(12),
      I3 => \sect_cnt_reg_n_0_[12]\,
      I4 => p_0_in0_in(13),
      I5 => \sect_cnt_reg_n_0_[13]\,
      O => \last_sect_carry__0_i_4__0_n_0\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_0\,
      CO(3) => \last_sect_carry__1_n_0\,
      CO(2) => \last_sect_carry__1_n_1\,
      CO(1) => \last_sect_carry__1_n_2\,
      CO(0) => \last_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_0\,
      S(2) => \last_sect_carry__1_i_2__0_n_0\,
      S(1) => \last_sect_carry__1_i_3__0_n_0\,
      S(0) => \last_sect_carry__1_i_4__0_n_0\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(34),
      I1 => \sect_cnt_reg_n_0_[34]\,
      I2 => p_0_in0_in(35),
      I3 => \sect_cnt_reg_n_0_[35]\,
      I4 => \sect_cnt_reg_n_0_[33]\,
      I5 => p_0_in0_in(33),
      O => \last_sect_carry__1_i_1__0_n_0\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(32),
      I1 => \sect_cnt_reg_n_0_[32]\,
      I2 => p_0_in0_in(30),
      I3 => \sect_cnt_reg_n_0_[30]\,
      I4 => p_0_in0_in(31),
      I5 => \sect_cnt_reg_n_0_[31]\,
      O => \last_sect_carry__1_i_2__0_n_0\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(29),
      I1 => \sect_cnt_reg_n_0_[29]\,
      I2 => p_0_in0_in(27),
      I3 => \sect_cnt_reg_n_0_[27]\,
      I4 => p_0_in0_in(28),
      I5 => \sect_cnt_reg_n_0_[28]\,
      O => \last_sect_carry__1_i_3__0_n_0\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \sect_cnt_reg_n_0_[24]\,
      I2 => p_0_in0_in(25),
      I3 => \sect_cnt_reg_n_0_[25]\,
      I4 => \sect_cnt_reg_n_0_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4__0_n_0\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_0\,
      CO(3) => \last_sect_carry__2_n_0\,
      CO(2) => \last_sect_carry__2_n_1\,
      CO(1) => \last_sect_carry__2_n_2\,
      CO(0) => \last_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_0\,
      S(2) => \last_sect_carry__2_i_2__0_n_0\,
      S(1) => \last_sect_carry__2_i_3__0_n_0\,
      S(0) => \last_sect_carry__2_i_4__0_n_0\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(47),
      I1 => \sect_cnt_reg_n_0_[47]\,
      I2 => p_0_in0_in(45),
      I3 => \sect_cnt_reg_n_0_[45]\,
      I4 => p_0_in0_in(46),
      I5 => \sect_cnt_reg_n_0_[46]\,
      O => \last_sect_carry__2_i_1__0_n_0\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(44),
      I1 => \sect_cnt_reg_n_0_[44]\,
      I2 => p_0_in0_in(42),
      I3 => \sect_cnt_reg_n_0_[42]\,
      I4 => p_0_in0_in(43),
      I5 => \sect_cnt_reg_n_0_[43]\,
      O => \last_sect_carry__2_i_2__0_n_0\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(40),
      I1 => \sect_cnt_reg_n_0_[40]\,
      I2 => p_0_in0_in(41),
      I3 => \sect_cnt_reg_n_0_[41]\,
      I4 => \sect_cnt_reg_n_0_[39]\,
      I5 => p_0_in0_in(39),
      O => \last_sect_carry__2_i_3__0_n_0\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(36),
      I1 => \sect_cnt_reg_n_0_[36]\,
      I2 => p_0_in0_in(38),
      I3 => \sect_cnt_reg_n_0_[38]\,
      I4 => \sect_cnt_reg_n_0_[37]\,
      I5 => p_0_in0_in(37),
      O => \last_sect_carry__2_i_4__0_n_0\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_wreq_n_84,
      S(0) => fifo_wreq_n_85
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => \sect_cnt_reg_n_0_[10]\,
      I2 => p_0_in0_in(11),
      I3 => \sect_cnt_reg_n_0_[11]\,
      I4 => \sect_cnt_reg_n_0_[9]\,
      I5 => p_0_in0_in(9),
      O => \last_sect_carry_i_1__0_n_0\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \sect_cnt_reg_n_0_[6]\,
      I2 => p_0_in0_in(8),
      I3 => \sect_cnt_reg_n_0_[8]\,
      I4 => \sect_cnt_reg_n_0_[7]\,
      I5 => p_0_in0_in(7),
      O => \last_sect_carry_i_2__0_n_0\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => \sect_cnt_reg_n_0_[4]\,
      I2 => p_0_in0_in(5),
      I3 => \sect_cnt_reg_n_0_[5]\,
      I4 => p_0_in0_in(3),
      I5 => \sect_cnt_reg_n_0_[3]\,
      O => \last_sect_carry_i_3__0_n_0\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_0_[2]\,
      I2 => p_0_in0_in(0),
      I3 => \sect_cnt_reg_n_0_[0]\,
      I4 => p_0_in0_in(1),
      I5 => \sect_cnt_reg_n_0_[1]\,
      O => \last_sect_carry_i_4__0_n_0\
    );
m_axi_gmem2_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => m_axi_gmem2_AWVALID_0,
      O => m_axi_gmem2_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => buff_wdata_n_9,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_11,
      S(2) => buff_wdata_n_12,
      S(1) => buff_wdata_n_13,
      S(0) => buff_wdata_n_14
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_15,
      S(1) => buff_wdata_n_16,
      S(0) => buff_wdata_n_17
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => m_axi_gmem2_AWREADY,
      I2 => m_axi_gmem2_AWVALID_0,
      I3 => \^awvalid_dummy\,
      I4 => \throttl_cnt_reg[4]\(0),
      O => A(0)
    );
p_0_out_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33E33333"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I1 => \throttl_cnt_reg[4]\(1),
      I2 => \^awvalid_dummy\,
      I3 => m_axi_gmem2_AWVALID_0,
      I4 => m_axi_gmem2_AWREADY,
      O => S(0)
    );
rs_wreq: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice
     port map (
      D(70 downto 0) => D(70 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      Q(70 downto 62) => rs2f_wreq_data(72 downto 64),
      Q(61 downto 0) => rs2f_wreq_data(61 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[72]_0\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p2_reg[72]_0\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      push => push_3,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_equal_gen.fifo_burst_n_66\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_0_[48]\,
      S(2) => \sect_cnt_reg_n_0_[47]\,
      S(1) => \sect_cnt_reg_n_0_[46]\,
      S(0) => \sect_cnt_reg_n_0_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[51]\,
      S(1) => \sect_cnt_reg_n_0_[50]\,
      S(0) => \sect_cnt_reg_n_0_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_0_[20]\,
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_0_[24]\,
      S(2) => \sect_cnt_reg_n_0_[23]\,
      S(1) => \sect_cnt_reg_n_0_[22]\,
      S(0) => \sect_cnt_reg_n_0_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_0_[28]\,
      S(2) => \sect_cnt_reg_n_0_[27]\,
      S(1) => \sect_cnt_reg_n_0_[26]\,
      S(0) => \sect_cnt_reg_n_0_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_0_[32]\,
      S(2) => \sect_cnt_reg_n_0_[31]\,
      S(1) => \sect_cnt_reg_n_0_[30]\,
      S(0) => \sect_cnt_reg_n_0_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_0_[36]\,
      S(2) => \sect_cnt_reg_n_0_[35]\,
      S(1) => \sect_cnt_reg_n_0_[34]\,
      S(0) => \sect_cnt_reg_n_0_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_0_[40]\,
      S(2) => \sect_cnt_reg_n_0_[39]\,
      S(1) => \sect_cnt_reg_n_0_[38]\,
      S(0) => \sect_cnt_reg_n_0_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_0_[44]\,
      S(2) => \sect_cnt_reg_n_0_[43]\,
      S(1) => \sect_cnt_reg_n_0_[42]\,
      S(0) => \sect_cnt_reg_n_0_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_56\,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_46\,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_45\,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_44\,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_43\,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_42\,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_41\,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_40\,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_39\,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_38\,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_37\,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_55\,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_36\,
      Q => \sect_cnt_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_35\,
      Q => \sect_cnt_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_34\,
      Q => \sect_cnt_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_33\,
      Q => \sect_cnt_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_32\,
      Q => \sect_cnt_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_31\,
      Q => \sect_cnt_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_30\,
      Q => \sect_cnt_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_29\,
      Q => \sect_cnt_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_28\,
      Q => \sect_cnt_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_27\,
      Q => \sect_cnt_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_54\,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_23\,
      Q => \sect_cnt_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_53\,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_13\,
      Q => \sect_cnt_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_12\,
      Q => \sect_cnt_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_11\,
      Q => \sect_cnt_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_10\,
      Q => \sect_cnt_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_9\,
      Q => \sect_cnt_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_8\,
      Q => \sect_cnt_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_7\,
      Q => \sect_cnt_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_52\,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_6\,
      Q => \sect_cnt_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_5\,
      Q => \sect_cnt_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_51\,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_50\,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_49\,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_48\,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_equal_gen.fifo_burst_n_67\,
      D => \bus_equal_gen.fifo_burst_n_47\,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \end_addr_buf_reg_n_0_[2]\,
      I2 => \start_addr_buf_reg_n_0_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \end_addr_buf_reg_n_0_[3]\,
      I2 => \start_addr_buf_reg_n_0_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0FAAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[4]\,
      I1 => beat_len_buf(2),
      I2 => \start_addr_buf_reg_n_0_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[5]\,
      I1 => \end_addr_buf_reg_n_0_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \end_addr_buf_reg_n_0_[6]\,
      I2 => \start_addr_buf_reg_n_0_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_0\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[7]\,
      I1 => \end_addr_buf_reg_n_0_[7]\,
      I2 => beat_len_buf(5),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_0\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \end_addr_buf_reg_n_0_[8]\,
      I2 => \start_addr_buf_reg_n_0_[8]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_0\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F033AAFF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[9]\,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      I2 => beat_len_buf(7),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_0\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \end_addr_buf_reg_n_0_[10]\,
      I2 => \start_addr_buf_reg_n_0_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0FCCFF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \end_addr_buf_reg_n_0_[11]\,
      I2 => \start_addr_buf_reg_n_0_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[4]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[5]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[6]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[7]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[8]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[9]_i_2_n_0\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[32]\,
      Q => p_0_in_0(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[33]\,
      Q => p_0_in_0(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[34]\,
      Q => p_0_in_0(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[35]\,
      Q => p_0_in_0(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[36]\,
      Q => p_0_in_0(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[37]\,
      Q => p_0_in_0(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[38]\,
      Q => p_0_in_0(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[39]\,
      Q => p_0_in_0(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[40]\,
      Q => p_0_in_0(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[41]\,
      Q => p_0_in_0(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[42]\,
      Q => p_0_in_0(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[43]\,
      Q => p_0_in_0(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[44]\,
      Q => p_0_in_0(32),
      R => \^sr\(0)
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[45]\,
      Q => p_0_in_0(33),
      R => \^sr\(0)
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[46]\,
      Q => p_0_in_0(34),
      R => \^sr\(0)
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[47]\,
      Q => p_0_in_0(35),
      R => \^sr\(0)
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[48]\,
      Q => p_0_in_0(36),
      R => \^sr\(0)
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[49]\,
      Q => p_0_in_0(37),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[50]\,
      Q => p_0_in_0(38),
      R => \^sr\(0)
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[51]\,
      Q => p_0_in_0(39),
      R => \^sr\(0)
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[52]\,
      Q => p_0_in_0(40),
      R => \^sr\(0)
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[53]\,
      Q => p_0_in_0(41),
      R => \^sr\(0)
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[54]\,
      Q => p_0_in_0(42),
      R => \^sr\(0)
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[55]\,
      Q => p_0_in_0(43),
      R => \^sr\(0)
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[56]\,
      Q => p_0_in_0(44),
      R => \^sr\(0)
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[57]\,
      Q => p_0_in_0(45),
      R => \^sr\(0)
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[58]\,
      Q => p_0_in_0(46),
      R => \^sr\(0)
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[59]\,
      Q => p_0_in_0(47),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[60]\,
      Q => p_0_in_0(48),
      R => \^sr\(0)
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[61]\,
      Q => p_0_in_0(49),
      R => \^sr\(0)
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[62]\,
      Q => p_0_in_0(50),
      R => \^sr\(0)
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[63]\,
      Q => p_0_in_0(51),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_66,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_74,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_43,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_42,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_73,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_35,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_34,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_33,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_32,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_31,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_30,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_29,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_28,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_27,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_72,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_26,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_25,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_24,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_23,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_22,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_21,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_20,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_19,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_18,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_17,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_71,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_16,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_15,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_14,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_13,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_70,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_69,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_68,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_67,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_63\,
      Q => wreq_handling_reg_n_0,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \a_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1 is
begin
threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U: entity work.base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      Q(0) => Q(0),
      \a_reg0_reg[31]_0\(14 downto 0) => \a_reg0_reg[31]\(14 downto 0),
      ap_clk => ap_clk,
      buff2_reg_0(31 downto 0) => buff2_reg(31 downto 0),
      buff4_reg_0(63 downto 0) => buff4_reg(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \a_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1 is
begin
threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U: entity work.base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \a_reg0_reg[31]_0\(14 downto 0) => \a_reg0_reg[31]\(14 downto 0),
      ap_clk => ap_clk,
      buff1_reg_0(16 downto 0) => buff1_reg(16 downto 0),
      buff2_reg_0(31 downto 0) => buff2_reg(31 downto 0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1 is
begin
threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U: entity work.base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(10 downto 0) => B(10 downto 0),
      D(10 downto 0) => D(10 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34 : entity is "threshold_accel_mul_mul_11s_11s_11_4_1";
end base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34 is
begin
threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U: entity work.base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \in\(10 downto 0) => \in\(10 downto 0),
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiStream2MatStream_U0_last_blk_width_read : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter10_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    \localbuffer2_V_reg_1026_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cols_bound_per_npc_read_reg_739_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    last_blk_width_c_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_ready : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    cols_c16_empty_n : in STD_LOGIC;
    AxiStream2MatStream_U0_ap_start : in STD_LOGIC;
    rows_c15_empty_n : in STD_LOGIC;
    last_blk_width_c_empty_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    ap_done_reg_reg_2 : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream is
  signal \^axistream2matstream_u0_last_blk_width_read\ : STD_LOGIC;
  signal add_ln1090_reg_859 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln1090_reg_8590 : STD_LOGIC;
  signal \add_ln1090_reg_859[4]_i_1_n_0\ : STD_LOGIC;
  signal add_ln674_1_fu_404_p2 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal add_ln674_1_reg_919 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \add_ln674_1_reg_919[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln674_1_reg_919[5]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln674_1_reg_919[5]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln674_1_reg_919[5]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln674_1_reg_919[5]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln674_1_reg_919_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln674_1_reg_919_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal and_ln414_1_fu_661_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal and_ln414_1_reg_1011 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal and_ln414_1_reg_10110 : STD_LOGIC;
  signal \and_ln414_1_reg_1011[1]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[2]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[3]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[5]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[6]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[6]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[7]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln414_1_reg_1011[7]_i_4_n_0\ : STD_LOGIC;
  signal and_ln414_fu_592_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal and_ln414_reg_1000 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal and_ln414_reg_10000 : STD_LOGIC;
  signal \and_ln414_reg_1000[3]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1000[6]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1000[7]_i_3_n_0\ : STD_LOGIC;
  signal and_ln414_reg_1000_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal \ap_done_reg_i_1__5_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_rem_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready : STD_LOGIC;
  signal \^ap_sync_reg_grp_axi2mat_fu_82_ap_done_reg\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_n_1\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bLast_fu_218_p2_carry__1_n_3\ : STD_LOGIC;
  signal bLast_fu_218_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_n_0 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_n_1 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_n_2 : STD_LOGIC;
  signal bLast_fu_218_p2_carry_n_3 : STD_LOGIC;
  signal bLast_reg_782 : STD_LOGIC;
  signal \bLast_reg_782[0]_i_1_n_0\ : STD_LOGIC;
  signal bLast_reg_782_pp0_iter1_reg : STD_LOGIC;
  signal \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal bLast_reg_782_pp0_iter7_reg : STD_LOGIC;
  signal bLast_reg_782_pp0_iter8_reg : STD_LOGIC;
  signal bound_reg_753 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_bound_per_npc_read_reg_739 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_506_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_547_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_reg_144 : STD_LOGIC;
  signal i_reg_1440 : STD_LOGIC;
  signal \i_reg_144[0]_i_4_n_0\ : STD_LOGIC;
  signal i_reg_144_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_reg_144_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_144_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2 : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_213_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1073_fu_213_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1073_reg_778 : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln1073_reg_778_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2 : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_269_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1084_fu_269_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1084_reg_813 : STD_LOGIC;
  signal icmp_ln1084_reg_8130 : STD_LOGIC;
  signal icmp_ln1084_reg_813_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1084_reg_813_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln1084_reg_813_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln1084_reg_813_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln1084_reg_813_pp0_iter7_reg : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1085_reg_889[0]_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln1085_reg_889_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln1085_reg_889_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln1085_reg_889_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln1085_reg_889_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2 : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1104_fu_223_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1104_fu_223_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1104_reg_790 : STD_LOGIC;
  signal \icmp_ln1104_reg_790[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1104_reg_790_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal icmp_ln1104_reg_790_pp0_iter9_reg : STD_LOGIC;
  signal \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\ : STD_LOGIC;
  signal icmp_ln414_fu_410_p2 : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_410_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln414_fu_410_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln414_reg_924 : STD_LOGIC;
  signal \icmp_ln414_reg_924[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln414_reg_924_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln414_reg_924_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln414_reg_924_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln414_reg_924_pp0_iter7_reg : STD_LOGIC;
  signal icmp_ln674_1_fu_338_p2 : STD_LOGIC;
  signal icmp_ln674_1_reg_882 : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_29_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_30_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_31_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_32_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_33_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_34_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_35_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_36_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_37_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_882_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal icmp_ln674_reg_899 : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_899[0]_i_8_n_0\ : STD_LOGIC;
  signal \j_reg_133[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133[0]_i_3_n_0\ : STD_LOGIC;
  signal j_reg_133_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_reg_133_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_133_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal last_blk_width_read_reg_746 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \localbuffer2_V_reg_1026[7]_i_1_n_0\ : STD_LOGIC;
  signal localbuffer_V_6_fu_612_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal localbuffer_V_6_reg_1006 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal localbuffer_V_6_reg_10060 : STD_LOGIC;
  signal \localbuffer_V_6_reg_1006[0]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_6_reg_1006[3]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_6_reg_1006[7]_i_3_n_0\ : STD_LOGIC;
  signal lshr_32ns_6ns_32_2_1_U42_n_1 : STD_LOGIC;
  signal lshr_32ns_6ns_32_2_1_U42_n_2 : STD_LOGIC;
  signal lshr_ln674_3_reg_990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln674_3_reg_9900 : STD_LOGIC;
  signal lshr_ln674_reg_980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln674_reg_9800 : STD_LOGIC;
  signal lshr_ln674_reg_980_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_8_in : STD_LOGIC;
  signal \p_Result_3_fu_687_p2__15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_load_reg_876 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_load_reg_8760 : STD_LOGIC;
  signal p_Val2_s_fu_98 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_s_fu_980 : STD_LOGIC;
  signal \ptr_width_minus_reg_799[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_width_minus_reg_799[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_width_minus_reg_799_reg_n_0_[4]\ : STD_LOGIC;
  signal \ptr_width_minus_reg_799_reg_n_0_[5]\ : STD_LOGIC;
  signal rem_1_fu_329_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal rem_1_reg_871 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rem_1_reg_871[10]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[10]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[10]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[10]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[14]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[14]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[14]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[14]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[18]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[18]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[18]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[18]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[22]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[22]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[22]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[22]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[26]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[26]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[26]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[26]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[30]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[30]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[30]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[30]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[31]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[6]_i_2_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[6]_i_3_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[6]_i_4_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871[6]_i_5_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \rem_1_reg_871_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal rem_2_fu_299_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rem_2_reg_841 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rem_2_reg_8410 : STD_LOGIC;
  signal \rem_2_reg_841[11]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[11]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[11]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[11]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[15]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[15]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[15]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[15]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[19]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[19]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[19]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[19]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[23]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[23]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[23]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[23]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[27]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[27]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[27]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[27]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[31]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[31]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[31]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[31]_i_6_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[3]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[3]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[3]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[3]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[7]_i_2_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[7]_i_3_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[7]_i_4_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841[7]_i_5_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \rem_2_reg_841_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal rem_fu_94 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rem_fu_94[0]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[10]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[11]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[12]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[13]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[14]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[15]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[16]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[17]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[18]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[19]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[1]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[20]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[21]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[22]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[23]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[24]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[25]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[26]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[27]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[28]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[29]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[2]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[30]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[31]_i_2_n_0\ : STD_LOGIC;
  signal \rem_fu_94[31]_i_3_n_0\ : STD_LOGIC;
  signal \rem_fu_94[3]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[4]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[5]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[6]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[7]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[8]_i_1_n_0\ : STD_LOGIC;
  signal \rem_fu_94[9]_i_1_n_0\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[0]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[10]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[11]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[12]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[13]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[14]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[15]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[16]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[17]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[18]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[19]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[1]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[20]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[21]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[22]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[23]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[24]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[25]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[26]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[27]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[28]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[29]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[2]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[30]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[31]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[3]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[4]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[5]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[6]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[7]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[8]\ : STD_LOGIC;
  signal \rem_load_reg_804_reg_n_0_[9]\ : STD_LOGIC;
  signal rows_read_reg_734 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln414_fu_552_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal select_ln674_1_fu_374_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_1_reg_904 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_2_reg_909 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln674_2_reg_909[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_2_reg_909[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_2_reg_909[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_2_reg_909[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_2_reg_909[4]_i_1_n_0\ : STD_LOGIC;
  signal select_ln674_4_fu_462_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_4_reg_944 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_4_reg_9440 : STD_LOGIC;
  signal select_ln674_5_reg_949 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln674_5_reg_949[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_5_reg_949[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_5_reg_949[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_5_reg_949[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_5_reg_949[4]_i_1_n_0\ : STD_LOGIC;
  signal select_ln674_fu_490_p3 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal shl_ln414_reg_969 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln414_reg_9690 : STD_LOGIC;
  signal \shl_ln414_reg_969[0]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[1]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[2]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[2]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[2]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[3]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[3]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[4]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[4]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[5]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[5]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[6]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[6]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[6]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_12_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_14_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_8_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969[7]_i_9_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal shl_ln414_reg_969_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub4_i_reg_763 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \sub4_i_reg_763[5]_i_1_n_0\ : STD_LOGIC;
  signal sub_i_fu_186_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_fu_186_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_i_fu_186_p2_carry__6_n_3\ : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_n_0 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_n_1 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_n_2 : STD_LOGIC;
  signal sub_i_fu_186_p2_carry_n_3 : STD_LOGIC;
  signal sub_i_reg_758 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln1093_1_reg_822 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln1093_1_reg_8220 : STD_LOGIC;
  signal sub_ln1093_reg_817 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_ln1093_reg_817[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[13]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[13]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[13]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[13]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[17]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[17]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[17]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[17]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[21]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[21]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[21]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[21]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[25]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[25]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[25]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[25]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[29]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[29]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[29]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[29]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[5]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[5]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[5]_i_6_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[5]_i_7_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[5]_i_8_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[9]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[9]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[9]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817[9]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln1093_reg_817_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal sub_ln414_1_reg_939 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sub_ln414_1_reg_939[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_939[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_939[2]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_2_reg_985 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sub_ln414_2_reg_9850 : STD_LOGIC;
  signal \sub_ln414_2_reg_985[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_985[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_985[2]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_fu_563_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sub_ln414_reg_995 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sub_ln414_reg_9950 : STD_LOGIC;
  signal \sub_ln414_reg_995[1]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln674_2_reg_959 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_2_reg_9590 : STD_LOGIC;
  signal \sub_ln674_2_reg_959[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_959[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_959[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_959[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_959[5]_i_3_n_0\ : STD_LOGIC;
  signal sub_ln674_2_reg_959_pp0_iter5_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_2_reg_959_pp0_iter6_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_7_fu_474_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln674_7_fu_474_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_7_fu_474_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln674_7_fu_474_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln674_7_fu_474_p2_carry__0_n_3\ : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_5_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_6_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_7_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_i_8_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln674_7_fu_474_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln674_7_reg_954 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_7_reg_954_pp0_iter5_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_7_reg_954_pp0_iter6_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_8_reg_1021 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sub_ln674_8_reg_1021[3]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_8_reg_914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_9_fu_525_p1 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal tmp_reg_846 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \tmp_reg_846[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[26]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[26]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[26]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_846[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_846_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_846_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_846_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_846_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln414_1_reg_865_pp0_iter3_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal trunc_ln414_1_reg_865_pp0_iter4_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal trunc_ln414_1_reg_865_pp0_iter5_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal trunc_ln414_reg_932 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln414_reg_932_pp0_iter4_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln414_reg_932_pp0_iter5_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln674_1_reg_827 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_1_reg_827_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_2_reg_835_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_reg_851 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \trunc_ln674_reg_851[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_851[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_851[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_851[4]_i_5_n_0\ : STD_LOGIC;
  signal trunc_ln674_reg_851_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln674_reg_851_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal zext_ln1093_fu_281_p1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal zext_ln414_1_fu_534_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_add_ln674_1_reg_919_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bLast_fu_218_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_218_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_218_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bLast_fu_218_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1073_fu_213_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_213_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_213_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_213_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1084_fu_269_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_269_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_269_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_269_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1084_fu_269_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1104_fu_223_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1104_fu_223_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1104_fu_223_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1104_fu_223_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln414_fu_410_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_410_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_410_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_410_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln414_fu_410_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_882_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_882_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_882_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_882_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rem_1_reg_871_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rem_1_reg_871_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rem_1_reg_871_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rem_2_reg_841_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_i_fu_186_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_fu_186_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln1093_reg_817_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln1093_reg_817_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln674_7_fu_474_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln674_7_fu_474_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_846_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_846_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__8\ : label is "soft_lutpair23";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln674_1_reg_919_reg[5]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \and_ln414_1_reg_1011[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \and_ln414_1_reg_1011[2]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \and_ln414_1_reg_1011[6]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \and_ln414_1_reg_1011[7]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[3]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[6]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \and_ln414_reg_1000[7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair38";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/bLast_reg_782_pp0_iter6_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/bLast_reg_782_pp0_iter6_reg_reg[0]_srl5 ";
  attribute ADDER_THRESHOLD of \i_reg_144_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_144_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1073_fu_213_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_213_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_213_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_213_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1084_fu_269_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_269_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_269_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_269_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1085_reg_889[0]_i_5\ : label is "soft_lutpair26";
  attribute COMPARATOR_THRESHOLD of icmp_ln1104_fu_223_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1104_fu_223_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1104_fu_223_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1104_fu_223_p2_carry__2\ : label is 11;
  attribute srl_bus_name of \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/icmp_ln1104_reg_790_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7 ";
  attribute COMPARATOR_THRESHOLD of icmp_ln414_fu_410_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_410_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_410_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_410_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_882_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_882_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_882_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_882_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln674_reg_899[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of int_ap_ready_i_7 : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD of \j_reg_133_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_133_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \localbuffer_V_6_reg_1006[3]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \localbuffer_V_6_reg_1006[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair71";
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_1_reg_871_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rem_2_reg_841_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rem_fu_94[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rem_fu_94[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rem_fu_94[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rem_fu_94[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rem_fu_94[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rem_fu_94[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rem_fu_94[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rem_fu_94[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rem_fu_94[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rem_fu_94[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rem_fu_94[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rem_fu_94[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rem_fu_94[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rem_fu_94[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rem_fu_94[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rem_fu_94[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rem_fu_94[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rem_fu_94[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rem_fu_94[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rem_fu_94[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rem_fu_94[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rem_fu_94[29]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rem_fu_94[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rem_fu_94[30]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rem_fu_94[31]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rem_fu_94[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rem_fu_94[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rem_fu_94[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rem_fu_94[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rem_fu_94[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rem_fu_94[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rem_fu_94[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[16]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[17]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[19]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[21]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[22]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[23]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[24]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[26]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[27]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[28]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[31]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \select_ln674_1_reg_904[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \select_ln674_2_reg_909[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln674_2_reg_909[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln674_2_reg_909[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln674_2_reg_909[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \select_ln674_2_reg_909[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[16]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[19]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[20]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[21]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[25]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[27]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[29]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[30]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[31]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_944[9]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln674_5_reg_949[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \select_ln674_5_reg_949[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \select_ln674_5_reg_949[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \select_ln674_5_reg_949[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[2]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[4]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[5]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[7]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shl_ln414_reg_969[7]_i_7\ : label is "soft_lutpair25";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg ";
  attribute srl_name of \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2\ : label is "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2 ";
  attribute ADDER_THRESHOLD of sub_i_fu_186_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_186_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1093_reg_817_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_939[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sub_ln414_2_reg_985[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sub_ln414_2_reg_985[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sub_ln414_2_reg_985[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sub_ln414_2_reg_985[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sub_ln414_reg_995[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sub_ln414_reg_995[3]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sub_ln674_2_reg_959[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sub_ln674_2_reg_959[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sub_ln674_2_reg_959[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sub_ln674_2_reg_959[5]_i_3\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of sub_ln674_7_fu_474_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln674_7_fu_474_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_846_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln674_reg_851_reg[4]_i_1\ : label is 35;
begin
  AxiStream2MatStream_U0_last_blk_width_read <= \^axistream2matstream_u0_last_blk_width_read\;
  \ap_CS_fsm_reg[9]_0\(0) <= \^ap_cs_fsm_reg[9]_0\(0);
  ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg <= \^ap_sync_reg_grp_axi2mat_fu_82_ap_done_reg\;
  \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\ <= \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\;
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => Q(1),
      I3 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I4 => ap_enable_reg_pp0_iter10_reg_n_0,
      O => internal_full_n_reg(0)
    );
\add_ln1090_reg_859[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bLast_reg_782_pp0_iter1_reg,
      I1 => last_blk_width_read_reg_746(3),
      O => \add_ln1090_reg_859[4]_i_1_n_0\
    );
\add_ln1090_reg_859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => \add_ln1090_reg_859[4]_i_1_n_0\,
      Q => add_ln1090_reg_859(4),
      R => '0'
    );
\add_ln674_1_reg_919[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[3]\,
      I1 => add_ln1090_reg_859(4),
      O => \add_ln674_1_reg_919[3]_i_1_n_0\
    );
\add_ln674_1_reg_919[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      O => \add_ln674_1_reg_919[5]_i_2_n_0\
    );
\add_ln674_1_reg_919[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[5]\,
      O => \add_ln674_1_reg_919[5]_i_3_n_0\
    );
\add_ln674_1_reg_919[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[4]\,
      O => \add_ln674_1_reg_919[5]_i_4_n_0\
    );
\add_ln674_1_reg_919[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[3]\,
      I1 => add_ln1090_reg_859(4),
      O => \add_ln674_1_reg_919[5]_i_5_n_0\
    );
\add_ln674_1_reg_919_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \add_ln674_1_reg_919[3]_i_1_n_0\,
      Q => add_ln674_1_reg_919(3),
      R => '0'
    );
\add_ln674_1_reg_919_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => add_ln674_1_fu_404_p2(4),
      Q => add_ln674_1_reg_919(4),
      R => '0'
    );
\add_ln674_1_reg_919_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => add_ln674_1_fu_404_p2(5),
      Q => add_ln674_1_reg_919(5),
      R => '0'
    );
\add_ln674_1_reg_919_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_add_ln674_1_reg_919_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln674_1_reg_919_reg[5]_i_1_n_2\,
      CO(0) => \add_ln674_1_reg_919_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln674_1_reg_919[5]_i_2_n_0\,
      DI(0) => \rem_load_reg_804_reg_n_0_[3]\,
      O(3) => \NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2 downto 1) => add_ln674_1_fu_404_p2(5 downto 4),
      O(0) => \NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \add_ln674_1_reg_919[5]_i_3_n_0\,
      S(1) => \add_ln674_1_reg_919[5]_i_4_n_0\,
      S(0) => \add_ln674_1_reg_919[5]_i_5_n_0\
    );
\and_ln414_1_reg_1011[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => and_ln414_reg_1000(0),
      I1 => lshr_ln674_reg_980_pp0_iter6_reg(0),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(5),
      I3 => icmp_ln1085_reg_889_pp0_iter6_reg,
      I4 => sub_ln414_reg_995(3),
      O => and_ln414_1_fu_661_p2(0)
    );
\and_ln414_1_reg_1011[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[1]_i_2_n_0\,
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(0),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      I4 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I5 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      O => and_ln414_1_fu_661_p2(1)
    );
\and_ln414_1_reg_1011[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080808080808"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[6]_i_3_n_0\,
      I1 => lshr_ln674_reg_980_pp0_iter6_reg(1),
      I2 => and_ln414_reg_1000(1),
      I3 => sub_ln414_reg_995(2),
      I4 => sub_ln414_reg_995(0),
      I5 => sub_ln414_reg_995(1),
      O => \and_ln414_1_reg_1011[1]_i_2_n_0\
    );
\and_ln414_1_reg_1011[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202000000000"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[6]_i_3_n_0\,
      I1 => and_ln414_reg_1000(2),
      I2 => lshr_ln674_reg_980_pp0_iter6_reg(2),
      I3 => sub_ln414_reg_995(2),
      I4 => sub_ln414_reg_995(1),
      I5 => \and_ln414_1_reg_1011[2]_i_2_n_0\,
      O => and_ln414_1_fu_661_p2(2)
    );
\and_ln414_1_reg_1011[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      O => \and_ln414_1_reg_1011[2]_i_2_n_0\
    );
\and_ln414_1_reg_1011[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AAA2AAAAAAA"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[3]_i_2_n_0\,
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I4 => sub_ln674_2_reg_959_pp0_iter6_reg(0),
      I5 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      O => and_ln414_1_fu_661_p2(3)
    );
\and_ln414_1_reg_1011[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[6]_i_3_n_0\,
      I1 => lshr_ln674_reg_980_pp0_iter6_reg(3),
      I2 => and_ln414_reg_1000(3),
      I3 => sub_ln414_reg_995(2),
      I4 => sub_ln414_reg_995(0),
      I5 => sub_ln414_reg_995(1),
      O => \and_ln414_1_reg_1011[3]_i_2_n_0\
    );
\and_ln414_1_reg_1011[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I3 => lshr_ln674_reg_980_pp0_iter6_reg(4),
      I4 => and_ln414_reg_1000(4),
      I5 => \and_ln414_1_reg_1011[7]_i_4_n_0\,
      O => and_ln414_1_fu_661_p2(4)
    );
\and_ln414_1_reg_1011[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA22AAAAAA"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[5]_i_2_n_0\,
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I4 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      I5 => sub_ln674_2_reg_959_pp0_iter6_reg(0),
      O => and_ln414_1_fu_661_p2(5)
    );
\and_ln414_1_reg_1011[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000000000"
    )
        port map (
      I0 => sub_ln414_reg_995(0),
      I1 => sub_ln414_reg_995(1),
      I2 => lshr_ln674_reg_980_pp0_iter6_reg(5),
      I3 => and_ln414_reg_1000(5),
      I4 => sub_ln414_reg_995(2),
      I5 => \and_ln414_1_reg_1011[6]_i_3_n_0\,
      O => \and_ln414_1_reg_1011[5]_i_2_n_0\
    );
\and_ln414_1_reg_1011[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[6]_i_2_n_0\,
      I1 => and_ln414_reg_1000(6),
      I2 => lshr_ln674_reg_980_pp0_iter6_reg(6),
      I3 => sub_ln414_reg_995(1),
      I4 => sub_ln414_reg_995(2),
      I5 => \and_ln414_1_reg_1011[6]_i_3_n_0\,
      O => and_ln414_1_fu_661_p2(6)
    );
\and_ln414_1_reg_1011[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      O => \and_ln414_1_reg_1011[6]_i_2_n_0\
    );
\and_ln414_1_reg_1011[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln414_reg_995(3),
      I1 => icmp_ln1085_reg_889_pp0_iter6_reg,
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(5),
      O => \and_ln414_1_reg_1011[6]_i_3_n_0\
    );
\and_ln414_1_reg_1011[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter6_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter6_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => and_ln414_1_reg_10110
    );
\and_ln414_1_reg_1011[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \and_ln414_1_reg_1011[7]_i_3_n_0\,
      I1 => sub_ln414_reg_995(1),
      I2 => sub_ln414_reg_995(0),
      I3 => and_ln414_reg_1000(7),
      I4 => lshr_ln674_reg_980_pp0_iter6_reg(7),
      I5 => \and_ln414_1_reg_1011[7]_i_4_n_0\,
      O => and_ln414_1_fu_661_p2(7)
    );
\and_ln414_1_reg_1011[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
        port map (
      I0 => sub_ln674_2_reg_959_pp0_iter6_reg(0),
      I1 => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      I2 => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      I3 => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      I4 => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      O => \and_ln414_1_reg_1011[7]_i_3_n_0\
    );
\and_ln414_1_reg_1011[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln674_2_reg_959_pp0_iter6_reg(5),
      I1 => icmp_ln1085_reg_889_pp0_iter6_reg,
      I2 => sub_ln414_reg_995(3),
      I3 => sub_ln414_reg_995(2),
      O => \and_ln414_1_reg_1011[7]_i_4_n_0\
    );
\and_ln414_1_reg_1011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(0),
      Q => and_ln414_1_reg_1011(0),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(1),
      Q => and_ln414_1_reg_1011(1),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(2),
      Q => and_ln414_1_reg_1011(2),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(3),
      Q => and_ln414_1_reg_1011(3),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(4),
      Q => and_ln414_1_reg_1011(4),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(5),
      Q => and_ln414_1_reg_1011(5),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(6),
      Q => and_ln414_1_reg_1011(6),
      R => '0'
    );
\and_ln414_1_reg_1011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_1_reg_10110,
      D => and_ln414_1_fu_661_p2(7),
      Q => and_ln414_1_reg_1011(7),
      R => '0'
    );
\and_ln414_reg_1000[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(3),
      I2 => icmp_ln414_reg_924_pp0_iter5_reg,
      I3 => sub_ln414_2_reg_985(3),
      I4 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I5 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      O => and_ln414_fu_592_p2(0)
    );
\and_ln414_reg_1000[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I1 => sub_ln414_2_reg_985(2),
      I2 => sub_ln414_2_reg_985(1),
      I3 => sub_ln414_2_reg_985(0),
      I4 => \and_ln414_reg_1000[3]_i_2_n_0\,
      O => and_ln414_fu_592_p2(1)
    );
\and_ln414_reg_1000[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770000"
    )
        port map (
      I0 => sub_ln414_2_reg_985(1),
      I1 => sub_ln414_2_reg_985(2),
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I3 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I4 => \and_ln414_reg_1000[3]_i_2_n_0\,
      O => and_ln414_fu_592_p2(2)
    );
\and_ln414_reg_1000[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => sub_ln414_2_reg_985(0),
      I1 => sub_ln414_2_reg_985(1),
      I2 => sub_ln414_2_reg_985(2),
      I3 => \and_ln414_reg_1000[3]_i_2_n_0\,
      O => and_ln414_fu_592_p2(3)
    );
\and_ln414_reg_1000[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln414_2_reg_985(3),
      I1 => icmp_ln414_reg_924_pp0_iter5_reg,
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(3),
      I3 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      O => \and_ln414_reg_1000[3]_i_2_n_0\
    );
\and_ln414_reg_1000[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000F00"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I2 => sub_ln414_2_reg_985(2),
      I3 => \and_ln414_reg_1000[6]_i_2_n_0\,
      I4 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      O => and_ln414_fu_592_p2(4)
    );
\and_ln414_reg_1000[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015003F00"
    )
        port map (
      I0 => sub_ln414_2_reg_985(0),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      I3 => \and_ln414_reg_1000[6]_i_2_n_0\,
      I4 => sub_ln414_2_reg_985(1),
      I5 => sub_ln414_2_reg_985(2),
      O => and_ln414_fu_592_p2(5)
    );
\and_ln414_reg_1000[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      I3 => \and_ln414_reg_1000[6]_i_2_n_0\,
      I4 => sub_ln414_2_reg_985(1),
      I5 => sub_ln414_2_reg_985(2),
      O => and_ln414_fu_592_p2(6)
    );
\and_ln414_reg_1000[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(3),
      I1 => icmp_ln414_reg_924_pp0_iter5_reg,
      I2 => sub_ln414_2_reg_985(3),
      O => \and_ln414_reg_1000[6]_i_2_n_0\
    );
\and_ln414_reg_1000[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter5_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter5_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => and_ln414_reg_10000
    );
\and_ln414_reg_1000[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400004404"
    )
        port map (
      I0 => sub_ln414_2_reg_985(0),
      I1 => \and_ln414_reg_1000[7]_i_3_n_0\,
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(3),
      I3 => icmp_ln414_reg_924_pp0_iter5_reg,
      I4 => sub_ln414_2_reg_985(3),
      I5 => trunc_ln414_1_reg_865_pp0_iter5_reg(3),
      O => and_ln414_fu_592_p2(7)
    );
\and_ln414_reg_1000[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln414_2_reg_985(1),
      I1 => sub_ln414_2_reg_985(2),
      O => \and_ln414_reg_1000[7]_i_3_n_0\
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(0),
      Q => and_ln414_reg_1000_pp0_iter7_reg(0),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(1),
      Q => and_ln414_reg_1000_pp0_iter7_reg(1),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(2),
      Q => and_ln414_reg_1000_pp0_iter7_reg(2),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(3),
      Q => and_ln414_reg_1000_pp0_iter7_reg(3),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(4),
      Q => and_ln414_reg_1000_pp0_iter7_reg(4),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(5),
      Q => and_ln414_reg_1000_pp0_iter7_reg(5),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(6),
      Q => and_ln414_reg_1000_pp0_iter7_reg(6),
      R => '0'
    );
\and_ln414_reg_1000_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln414_reg_1000(7),
      Q => and_ln414_reg_1000_pp0_iter7_reg(7),
      R => '0'
    );
\and_ln414_reg_1000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(0),
      Q => and_ln414_reg_1000(0),
      R => '0'
    );
\and_ln414_reg_1000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(1),
      Q => and_ln414_reg_1000(1),
      R => '0'
    );
\and_ln414_reg_1000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(2),
      Q => and_ln414_reg_1000(2),
      R => '0'
    );
\and_ln414_reg_1000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(3),
      Q => and_ln414_reg_1000(3),
      R => '0'
    );
\and_ln414_reg_1000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(4),
      Q => and_ln414_reg_1000(4),
      R => '0'
    );
\and_ln414_reg_1000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(5),
      Q => and_ln414_reg_1000(5),
      R => '0'
    );
\and_ln414_reg_1000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(6),
      Q => and_ln414_reg_1000(6),
      R => '0'
    );
\and_ln414_reg_1000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10000,
      D => and_ln414_fu_592_p2(7),
      Q => and_ln414_reg_1000(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]_0\(0),
      I1 => \^axistream2matstream_u0_last_blk_width_read\,
      I2 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454555"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_sync_reg_grp_axi2mat_fu_82_ap_done_reg\,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[1]_0\,
      I4 => grp_Axi2Mat_fu_82_ap_ready,
      I5 => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^axistream2matstream_u0_last_blk_width_read\,
      I1 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[1]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      I4 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      I1 => \^ap_cs_fsm_reg[9]_0\(0),
      I2 => ap_done_reg,
      O => \^ap_sync_reg_grp_axi2mat_fu_82_ap_done_reg\
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[4]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[9]_0\(0),
      I4 => \ap_CS_fsm_reg_n_0_[2]\,
      I5 => \ap_CS_fsm_reg_n_0_[6]\,
      O => \ap_CS_fsm[1]_i_2__1_n_0\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[9]_i_2_n_0\,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444F44"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln1073_fu_213_p2,
      I5 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => \ap_CS_fsm[9]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => \^ap_cs_fsm_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEE0000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[9]_0\(0),
      I2 => Q(1),
      I3 => ap_done_reg_reg_2,
      I4 => ap_rst_n,
      O => \ap_done_reg_i_1__5_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__5_n_0\,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB0000000000"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln1073_fu_213_p2,
      I3 => ap_CS_fsm_state8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter10_i_1_n_0
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_0,
      Q => ap_enable_reg_pp0_iter10_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A08800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I4 => icmp_ln1073_fu_213_p2,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(0),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(0),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(0),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(7),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(0),
      I4 => and_ln414_1_reg_1011(0),
      O => \p_Result_3_fu_687_p2__15\(0)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(1),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(1),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(1),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(6),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(1),
      I4 => and_ln414_1_reg_1011(1),
      O => \p_Result_3_fu_687_p2__15\(1)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(2),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(2),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(2),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(5),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(2),
      I4 => and_ln414_1_reg_1011(2),
      O => \p_Result_3_fu_687_p2__15\(2)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(3),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(3),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(3),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(4),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(3),
      I4 => and_ln414_1_reg_1011(3),
      O => \p_Result_3_fu_687_p2__15\(3)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(4),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(4),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(4),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(3),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(4),
      I4 => and_ln414_1_reg_1011(4),
      O => \p_Result_3_fu_687_p2__15\(4)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(5),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(5),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(5),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(2),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(5),
      I4 => and_ln414_1_reg_1011(5),
      O => \p_Result_3_fu_687_p2__15\(5)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(6),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(6),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(6),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(1),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(6),
      I4 => and_ln414_1_reg_1011(6),
      O => \p_Result_3_fu_687_p2__15\(6)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => localbuffer_V_6_reg_1006(7),
      I1 => icmp_ln1073_reg_778_pp0_iter7_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter7_reg,
      I3 => \p_Result_3_fu_687_p2__15\(7),
      O => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => and_ln414_reg_1000_pp0_iter7_reg(7),
      I1 => shl_ln414_reg_969_pp0_iter7_reg(0),
      I2 => icmp_ln414_reg_924_pp0_iter7_reg,
      I3 => shl_ln414_reg_969_pp0_iter7_reg(7),
      I4 => and_ln414_1_reg_1011(7),
      O => \p_Result_3_fu_687_p2__15\(7)
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550,
      D => \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0\,
      Q => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(7),
      R => '0'
    );
ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      I2 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
      I3 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
      I4 => ap_start,
      O => ap_rst_n_0
    );
ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      I1 => ap_done_reg,
      I2 => \^ap_cs_fsm_reg[9]_0\(0),
      I3 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      I4 => Q(1),
      I5 => ap_done_reg_reg_2,
      O => ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready
    );
ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFE00000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[9]_0\(0),
      I2 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      I3 => Q(1),
      I4 => ap_done_reg_reg_2,
      I5 => ap_rst_n,
      O => ap_done_reg_reg_1
    );
bLast_fu_218_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bLast_fu_218_p2_carry_n_0,
      CO(2) => bLast_fu_218_p2_carry_n_1,
      CO(1) => bLast_fu_218_p2_carry_n_2,
      CO(0) => bLast_fu_218_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_bLast_fu_218_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bLast_fu_218_p2_carry_i_1_n_0,
      S(2) => bLast_fu_218_p2_carry_i_2_n_0,
      S(1) => bLast_fu_218_p2_carry_i_3_n_0,
      S(0) => bLast_fu_218_p2_carry_i_4_n_0
    );
\bLast_fu_218_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bLast_fu_218_p2_carry_n_0,
      CO(3) => \bLast_fu_218_p2_carry__0_n_0\,
      CO(2) => \bLast_fu_218_p2_carry__0_n_1\,
      CO(1) => \bLast_fu_218_p2_carry__0_n_2\,
      CO(0) => \bLast_fu_218_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_218_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bLast_fu_218_p2_carry__0_i_1_n_0\,
      S(2) => \bLast_fu_218_p2_carry__0_i_2_n_0\,
      S(1) => \bLast_fu_218_p2_carry__0_i_3_n_0\,
      S(0) => \bLast_fu_218_p2_carry__0_i_4_n_0\
    );
\bLast_fu_218_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(22),
      I1 => sub_i_reg_758(22),
      I2 => j_reg_133_reg(21),
      I3 => sub_i_reg_758(21),
      I4 => sub_i_reg_758(23),
      I5 => j_reg_133_reg(23),
      O => \bLast_fu_218_p2_carry__0_i_1_n_0\
    );
\bLast_fu_218_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(18),
      I1 => sub_i_reg_758(18),
      I2 => j_reg_133_reg(19),
      I3 => sub_i_reg_758(19),
      I4 => sub_i_reg_758(20),
      I5 => j_reg_133_reg(20),
      O => \bLast_fu_218_p2_carry__0_i_2_n_0\
    );
\bLast_fu_218_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(15),
      I1 => sub_i_reg_758(15),
      I2 => j_reg_133_reg(16),
      I3 => sub_i_reg_758(16),
      I4 => sub_i_reg_758(17),
      I5 => j_reg_133_reg(17),
      O => \bLast_fu_218_p2_carry__0_i_3_n_0\
    );
\bLast_fu_218_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(12),
      I1 => sub_i_reg_758(12),
      I2 => j_reg_133_reg(13),
      I3 => sub_i_reg_758(13),
      I4 => sub_i_reg_758(14),
      I5 => j_reg_133_reg(14),
      O => \bLast_fu_218_p2_carry__0_i_4_n_0\
    );
\bLast_fu_218_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bLast_fu_218_p2_carry__0_n_0\,
      CO(3) => \NLW_bLast_fu_218_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \bLast_fu_218_p2_carry__1_n_1\,
      CO(1) => \bLast_fu_218_p2_carry__1_n_2\,
      CO(0) => \bLast_fu_218_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_218_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bLast_fu_218_p2_carry__1_i_1_n_0\,
      S(1) => \bLast_fu_218_p2_carry__1_i_2_n_0\,
      S(0) => \bLast_fu_218_p2_carry__1_i_3_n_0\
    );
\bLast_fu_218_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_i_reg_758(31),
      I1 => j_reg_133_reg(31),
      I2 => sub_i_reg_758(30),
      I3 => j_reg_133_reg(30),
      O => \bLast_fu_218_p2_carry__1_i_1_n_0\
    );
\bLast_fu_218_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(27),
      I1 => sub_i_reg_758(27),
      I2 => j_reg_133_reg(28),
      I3 => sub_i_reg_758(28),
      I4 => sub_i_reg_758(29),
      I5 => j_reg_133_reg(29),
      O => \bLast_fu_218_p2_carry__1_i_2_n_0\
    );
\bLast_fu_218_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(25),
      I1 => sub_i_reg_758(25),
      I2 => j_reg_133_reg(24),
      I3 => sub_i_reg_758(24),
      I4 => sub_i_reg_758(26),
      I5 => j_reg_133_reg(26),
      O => \bLast_fu_218_p2_carry__1_i_3_n_0\
    );
bLast_fu_218_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(9),
      I1 => sub_i_reg_758(9),
      I2 => j_reg_133_reg(10),
      I3 => sub_i_reg_758(10),
      I4 => sub_i_reg_758(11),
      I5 => j_reg_133_reg(11),
      O => bLast_fu_218_p2_carry_i_1_n_0
    );
bLast_fu_218_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(7),
      I1 => sub_i_reg_758(7),
      I2 => j_reg_133_reg(6),
      I3 => sub_i_reg_758(6),
      I4 => sub_i_reg_758(8),
      I5 => j_reg_133_reg(8),
      O => bLast_fu_218_p2_carry_i_2_n_0
    );
bLast_fu_218_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(3),
      I1 => sub_i_reg_758(3),
      I2 => j_reg_133_reg(4),
      I3 => sub_i_reg_758(4),
      I4 => sub_i_reg_758(5),
      I5 => j_reg_133_reg(5),
      O => bLast_fu_218_p2_carry_i_3_n_0
    );
bLast_fu_218_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_133_reg(0),
      I1 => sub_i_reg_758(0),
      I2 => j_reg_133_reg(1),
      I3 => sub_i_reg_758(1),
      I4 => sub_i_reg_758(2),
      I5 => j_reg_133_reg(2),
      O => bLast_fu_218_p2_carry_i_4_n_0
    );
\bLast_reg_782[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \bLast_fu_218_p2_carry__1_n_1\,
      I1 => icmp_ln1073_fu_213_p2,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => bLast_reg_782,
      O => \bLast_reg_782[0]_i_1_n_0\
    );
\bLast_reg_782_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => bLast_reg_782,
      Q => bLast_reg_782_pp0_iter1_reg,
      R => '0'
    );
\bLast_reg_782_pp0_iter6_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => bLast_reg_782_pp0_iter1_reg,
      Q => \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0\
    );
\bLast_reg_782_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0\,
      Q => bLast_reg_782_pp0_iter7_reg,
      R => '0'
    );
\bLast_reg_782_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => bLast_reg_782_pp0_iter7_reg,
      Q => bLast_reg_782_pp0_iter8_reg,
      R => '0'
    );
\bLast_reg_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bLast_reg_782[0]_i_1_n_0\,
      Q => bLast_reg_782,
      R => '0'
    );
\bound_reg_753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(0),
      Q => bound_reg_753(0),
      R => '0'
    );
\bound_reg_753_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(10),
      Q => bound_reg_753(10),
      R => '0'
    );
\bound_reg_753_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(11),
      Q => bound_reg_753(11),
      R => '0'
    );
\bound_reg_753_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(12),
      Q => bound_reg_753(12),
      R => '0'
    );
\bound_reg_753_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(13),
      Q => bound_reg_753(13),
      R => '0'
    );
\bound_reg_753_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(14),
      Q => bound_reg_753(14),
      R => '0'
    );
\bound_reg_753_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(15),
      Q => bound_reg_753(15),
      R => '0'
    );
\bound_reg_753_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(16),
      Q => bound_reg_753(16),
      R => '0'
    );
\bound_reg_753_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(17),
      Q => bound_reg_753(17),
      R => '0'
    );
\bound_reg_753_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(18),
      Q => bound_reg_753(18),
      R => '0'
    );
\bound_reg_753_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(19),
      Q => bound_reg_753(19),
      R => '0'
    );
\bound_reg_753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(1),
      Q => bound_reg_753(1),
      R => '0'
    );
\bound_reg_753_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(20),
      Q => bound_reg_753(20),
      R => '0'
    );
\bound_reg_753_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(21),
      Q => bound_reg_753(21),
      R => '0'
    );
\bound_reg_753_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(22),
      Q => bound_reg_753(22),
      R => '0'
    );
\bound_reg_753_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(23),
      Q => bound_reg_753(23),
      R => '0'
    );
\bound_reg_753_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(24),
      Q => bound_reg_753(24),
      R => '0'
    );
\bound_reg_753_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(25),
      Q => bound_reg_753(25),
      R => '0'
    );
\bound_reg_753_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(26),
      Q => bound_reg_753(26),
      R => '0'
    );
\bound_reg_753_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(27),
      Q => bound_reg_753(27),
      R => '0'
    );
\bound_reg_753_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(28),
      Q => bound_reg_753(28),
      R => '0'
    );
\bound_reg_753_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(29),
      Q => bound_reg_753(29),
      R => '0'
    );
\bound_reg_753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(2),
      Q => bound_reg_753(2),
      R => '0'
    );
\bound_reg_753_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(30),
      Q => bound_reg_753(30),
      R => '0'
    );
\bound_reg_753_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(31),
      Q => bound_reg_753(31),
      R => '0'
    );
\bound_reg_753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(3),
      Q => bound_reg_753(3),
      R => '0'
    );
\bound_reg_753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(4),
      Q => bound_reg_753(4),
      R => '0'
    );
\bound_reg_753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(5),
      Q => bound_reg_753(5),
      R => '0'
    );
\bound_reg_753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(6),
      Q => bound_reg_753(6),
      R => '0'
    );
\bound_reg_753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(7),
      Q => bound_reg_753(7),
      R => '0'
    );
\bound_reg_753_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(8),
      Q => bound_reg_753(8),
      R => '0'
    );
\bound_reg_753_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(9),
      Q => bound_reg_753(9),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(0),
      Q => cols_bound_per_npc_read_reg_739(0),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(10),
      Q => cols_bound_per_npc_read_reg_739(10),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(11),
      Q => cols_bound_per_npc_read_reg_739(11),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(12),
      Q => cols_bound_per_npc_read_reg_739(12),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(13),
      Q => cols_bound_per_npc_read_reg_739(13),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(14),
      Q => cols_bound_per_npc_read_reg_739(14),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(15),
      Q => cols_bound_per_npc_read_reg_739(15),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(16),
      Q => cols_bound_per_npc_read_reg_739(16),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(17),
      Q => cols_bound_per_npc_read_reg_739(17),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(18),
      Q => cols_bound_per_npc_read_reg_739(18),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(19),
      Q => cols_bound_per_npc_read_reg_739(19),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(1),
      Q => cols_bound_per_npc_read_reg_739(1),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(20),
      Q => cols_bound_per_npc_read_reg_739(20),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(21),
      Q => cols_bound_per_npc_read_reg_739(21),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(22),
      Q => cols_bound_per_npc_read_reg_739(22),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(23),
      Q => cols_bound_per_npc_read_reg_739(23),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(24),
      Q => cols_bound_per_npc_read_reg_739(24),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(25),
      Q => cols_bound_per_npc_read_reg_739(25),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(26),
      Q => cols_bound_per_npc_read_reg_739(26),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(27),
      Q => cols_bound_per_npc_read_reg_739(27),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(28),
      Q => cols_bound_per_npc_read_reg_739(28),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(29),
      Q => cols_bound_per_npc_read_reg_739(29),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(2),
      Q => cols_bound_per_npc_read_reg_739(2),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(30),
      Q => cols_bound_per_npc_read_reg_739(30),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(31),
      Q => cols_bound_per_npc_read_reg_739(31),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(3),
      Q => cols_bound_per_npc_read_reg_739(3),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(4),
      Q => cols_bound_per_npc_read_reg_739(4),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(5),
      Q => cols_bound_per_npc_read_reg_739(5),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(6),
      Q => cols_bound_per_npc_read_reg_739(6),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(7),
      Q => cols_bound_per_npc_read_reg_739(7),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(8),
      Q => cols_bound_per_npc_read_reg_739(8),
      R => '0'
    );
\cols_bound_per_npc_read_reg_739_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_bound_per_npc_read_reg_739_reg[31]_0\(9),
      Q => cols_bound_per_npc_read_reg_739(9),
      R => '0'
    );
\i_reg_144[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln1073_fu_213_p2,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_state8,
      O => i_reg_144
    );
\i_reg_144[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln1073_fu_213_p2,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => i_reg_1440
    );
\i_reg_144[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_144_reg(0),
      O => \i_reg_144[0]_i_4_n_0\
    );
\i_reg_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[0]_i_3_n_7\,
      Q => i_reg_144_reg(0),
      R => i_reg_144
    );
\i_reg_144_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_144_reg[0]_i_3_n_0\,
      CO(2) => \i_reg_144_reg[0]_i_3_n_1\,
      CO(1) => \i_reg_144_reg[0]_i_3_n_2\,
      CO(0) => \i_reg_144_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg_144_reg[0]_i_3_n_4\,
      O(2) => \i_reg_144_reg[0]_i_3_n_5\,
      O(1) => \i_reg_144_reg[0]_i_3_n_6\,
      O(0) => \i_reg_144_reg[0]_i_3_n_7\,
      S(3 downto 1) => i_reg_144_reg(3 downto 1),
      S(0) => \i_reg_144[0]_i_4_n_0\
    );
\i_reg_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[8]_i_1_n_5\,
      Q => i_reg_144_reg(10),
      R => i_reg_144
    );
\i_reg_144_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[8]_i_1_n_4\,
      Q => i_reg_144_reg(11),
      R => i_reg_144
    );
\i_reg_144_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[12]_i_1_n_7\,
      Q => i_reg_144_reg(12),
      R => i_reg_144
    );
\i_reg_144_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_144_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[12]_i_1_n_4\,
      O(2) => \i_reg_144_reg[12]_i_1_n_5\,
      O(1) => \i_reg_144_reg[12]_i_1_n_6\,
      O(0) => \i_reg_144_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(15 downto 12)
    );
\i_reg_144_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[12]_i_1_n_6\,
      Q => i_reg_144_reg(13),
      R => i_reg_144
    );
\i_reg_144_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[12]_i_1_n_5\,
      Q => i_reg_144_reg(14),
      R => i_reg_144
    );
\i_reg_144_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[12]_i_1_n_4\,
      Q => i_reg_144_reg(15),
      R => i_reg_144
    );
\i_reg_144_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[16]_i_1_n_7\,
      Q => i_reg_144_reg(16),
      R => i_reg_144
    );
\i_reg_144_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_144_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[16]_i_1_n_4\,
      O(2) => \i_reg_144_reg[16]_i_1_n_5\,
      O(1) => \i_reg_144_reg[16]_i_1_n_6\,
      O(0) => \i_reg_144_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(19 downto 16)
    );
\i_reg_144_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[16]_i_1_n_6\,
      Q => i_reg_144_reg(17),
      R => i_reg_144
    );
\i_reg_144_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[16]_i_1_n_5\,
      Q => i_reg_144_reg(18),
      R => i_reg_144
    );
\i_reg_144_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[16]_i_1_n_4\,
      Q => i_reg_144_reg(19),
      R => i_reg_144
    );
\i_reg_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[0]_i_3_n_6\,
      Q => i_reg_144_reg(1),
      R => i_reg_144
    );
\i_reg_144_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[20]_i_1_n_7\,
      Q => i_reg_144_reg(20),
      R => i_reg_144
    );
\i_reg_144_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_144_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[20]_i_1_n_4\,
      O(2) => \i_reg_144_reg[20]_i_1_n_5\,
      O(1) => \i_reg_144_reg[20]_i_1_n_6\,
      O(0) => \i_reg_144_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(23 downto 20)
    );
\i_reg_144_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[20]_i_1_n_6\,
      Q => i_reg_144_reg(21),
      R => i_reg_144
    );
\i_reg_144_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[20]_i_1_n_5\,
      Q => i_reg_144_reg(22),
      R => i_reg_144
    );
\i_reg_144_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[20]_i_1_n_4\,
      Q => i_reg_144_reg(23),
      R => i_reg_144
    );
\i_reg_144_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[24]_i_1_n_7\,
      Q => i_reg_144_reg(24),
      R => i_reg_144
    );
\i_reg_144_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[20]_i_1_n_0\,
      CO(3) => \i_reg_144_reg[24]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[24]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[24]_i_1_n_4\,
      O(2) => \i_reg_144_reg[24]_i_1_n_5\,
      O(1) => \i_reg_144_reg[24]_i_1_n_6\,
      O(0) => \i_reg_144_reg[24]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(27 downto 24)
    );
\i_reg_144_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[24]_i_1_n_6\,
      Q => i_reg_144_reg(25),
      R => i_reg_144
    );
\i_reg_144_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[24]_i_1_n_5\,
      Q => i_reg_144_reg(26),
      R => i_reg_144
    );
\i_reg_144_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[24]_i_1_n_4\,
      Q => i_reg_144_reg(27),
      R => i_reg_144
    );
\i_reg_144_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[28]_i_1_n_7\,
      Q => i_reg_144_reg(28),
      R => i_reg_144
    );
\i_reg_144_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_reg_144_reg[28]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_reg_144_reg[28]_i_1_n_5\,
      O(1) => \i_reg_144_reg[28]_i_1_n_6\,
      O(0) => \i_reg_144_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg_144_reg(30 downto 28)
    );
\i_reg_144_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[28]_i_1_n_6\,
      Q => i_reg_144_reg(29),
      R => i_reg_144
    );
\i_reg_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[0]_i_3_n_5\,
      Q => i_reg_144_reg(2),
      R => i_reg_144
    );
\i_reg_144_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[28]_i_1_n_5\,
      Q => i_reg_144_reg(30),
      R => i_reg_144
    );
\i_reg_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[0]_i_3_n_4\,
      Q => i_reg_144_reg(3),
      R => i_reg_144
    );
\i_reg_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[4]_i_1_n_7\,
      Q => i_reg_144_reg(4),
      R => i_reg_144
    );
\i_reg_144_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[0]_i_3_n_0\,
      CO(3) => \i_reg_144_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[4]_i_1_n_4\,
      O(2) => \i_reg_144_reg[4]_i_1_n_5\,
      O(1) => \i_reg_144_reg[4]_i_1_n_6\,
      O(0) => \i_reg_144_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(7 downto 4)
    );
\i_reg_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[4]_i_1_n_6\,
      Q => i_reg_144_reg(5),
      R => i_reg_144
    );
\i_reg_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[4]_i_1_n_5\,
      Q => i_reg_144_reg(6),
      R => i_reg_144
    );
\i_reg_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[4]_i_1_n_4\,
      Q => i_reg_144_reg(7),
      R => i_reg_144
    );
\i_reg_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[8]_i_1_n_7\,
      Q => i_reg_144_reg(8),
      R => i_reg_144
    );
\i_reg_144_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_144_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_144_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_144_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_144_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_144_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_144_reg[8]_i_1_n_4\,
      O(2) => \i_reg_144_reg[8]_i_1_n_5\,
      O(1) => \i_reg_144_reg[8]_i_1_n_6\,
      O(0) => \i_reg_144_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_reg_144_reg(11 downto 8)
    );
\i_reg_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \i_reg_144_reg[8]_i_1_n_6\,
      Q => i_reg_144_reg(9),
      R => i_reg_144
    );
icmp_ln1073_fu_213_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1073_fu_213_p2_carry_n_0,
      CO(2) => icmp_ln1073_fu_213_p2_carry_n_1,
      CO(1) => icmp_ln1073_fu_213_p2_carry_n_2,
      CO(0) => icmp_ln1073_fu_213_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1073_fu_213_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1073_fu_213_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1073_fu_213_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1073_fu_213_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1073_fu_213_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1073_fu_213_p2_carry_i_5_n_0,
      S(2) => icmp_ln1073_fu_213_p2_carry_i_6_n_0,
      S(1) => icmp_ln1073_fu_213_p2_carry_i_7_n_0,
      S(0) => icmp_ln1073_fu_213_p2_carry_i_8_n_0
    );
\icmp_ln1073_fu_213_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1073_fu_213_p2_carry_n_0,
      CO(3) => \icmp_ln1073_fu_213_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1073_fu_213_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1073_fu_213_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1073_fu_213_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1073_fu_213_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1073_fu_213_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1073_fu_213_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1073_fu_213_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1073_fu_213_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1073_fu_213_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1073_fu_213_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1073_fu_213_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1073_fu_213_p2_carry__0_i_8_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(15),
      I1 => i_reg_144_reg(15),
      I2 => bound_reg_753(14),
      I3 => i_reg_144_reg(14),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_1_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(13),
      I1 => i_reg_144_reg(13),
      I2 => bound_reg_753(12),
      I3 => i_reg_144_reg(12),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_2_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(11),
      I1 => i_reg_144_reg(11),
      I2 => bound_reg_753(10),
      I3 => i_reg_144_reg(10),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_3_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(9),
      I1 => i_reg_144_reg(9),
      I2 => bound_reg_753(8),
      I3 => i_reg_144_reg(8),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_4_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(15),
      I1 => bound_reg_753(15),
      I2 => i_reg_144_reg(14),
      I3 => bound_reg_753(14),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_5_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(13),
      I1 => bound_reg_753(13),
      I2 => i_reg_144_reg(12),
      I3 => bound_reg_753(12),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_6_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(11),
      I1 => bound_reg_753(11),
      I2 => i_reg_144_reg(10),
      I3 => bound_reg_753(10),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_7_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(9),
      I1 => bound_reg_753(9),
      I2 => i_reg_144_reg(8),
      I3 => bound_reg_753(8),
      O => \icmp_ln1073_fu_213_p2_carry__0_i_8_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_fu_213_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1073_fu_213_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1073_fu_213_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1073_fu_213_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1073_fu_213_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1073_fu_213_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1073_fu_213_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1073_fu_213_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1073_fu_213_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1073_fu_213_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1073_fu_213_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1073_fu_213_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1073_fu_213_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1073_fu_213_p2_carry__1_i_8_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(23),
      I1 => i_reg_144_reg(23),
      I2 => bound_reg_753(22),
      I3 => i_reg_144_reg(22),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_1_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(21),
      I1 => i_reg_144_reg(21),
      I2 => bound_reg_753(20),
      I3 => i_reg_144_reg(20),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_2_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(19),
      I1 => i_reg_144_reg(19),
      I2 => bound_reg_753(18),
      I3 => i_reg_144_reg(18),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_3_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(17),
      I1 => i_reg_144_reg(17),
      I2 => bound_reg_753(16),
      I3 => i_reg_144_reg(16),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_4_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(23),
      I1 => bound_reg_753(23),
      I2 => i_reg_144_reg(22),
      I3 => bound_reg_753(22),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_5_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(21),
      I1 => bound_reg_753(21),
      I2 => i_reg_144_reg(20),
      I3 => bound_reg_753(20),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_6_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(19),
      I1 => bound_reg_753(19),
      I2 => i_reg_144_reg(18),
      I3 => bound_reg_753(18),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_7_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(17),
      I1 => bound_reg_753(17),
      I2 => i_reg_144_reg(16),
      I3 => bound_reg_753(16),
      O => \icmp_ln1073_fu_213_p2_carry__1_i_8_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_fu_213_p2_carry__1_n_0\,
      CO(3) => icmp_ln1073_fu_213_p2,
      CO(2) => \icmp_ln1073_fu_213_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1073_fu_213_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1073_fu_213_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1073_fu_213_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1073_fu_213_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1073_fu_213_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1073_fu_213_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1073_fu_213_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1073_fu_213_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1073_fu_213_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1073_fu_213_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1073_fu_213_p2_carry__2_i_8_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bound_reg_753(31),
      I1 => bound_reg_753(30),
      I2 => i_reg_144_reg(30),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_1_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(29),
      I1 => i_reg_144_reg(29),
      I2 => bound_reg_753(28),
      I3 => i_reg_144_reg(28),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_2_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(27),
      I1 => i_reg_144_reg(27),
      I2 => bound_reg_753(26),
      I3 => i_reg_144_reg(26),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_3_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(25),
      I1 => i_reg_144_reg(25),
      I2 => bound_reg_753(24),
      I3 => i_reg_144_reg(24),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_4_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => bound_reg_753(31),
      I1 => i_reg_144_reg(30),
      I2 => bound_reg_753(30),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_5_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(29),
      I1 => bound_reg_753(29),
      I2 => i_reg_144_reg(28),
      I3 => bound_reg_753(28),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_6_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(27),
      I1 => bound_reg_753(27),
      I2 => i_reg_144_reg(26),
      I3 => bound_reg_753(26),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_7_n_0\
    );
\icmp_ln1073_fu_213_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(25),
      I1 => bound_reg_753(25),
      I2 => i_reg_144_reg(24),
      I3 => bound_reg_753(24),
      O => \icmp_ln1073_fu_213_p2_carry__2_i_8_n_0\
    );
icmp_ln1073_fu_213_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(7),
      I1 => i_reg_144_reg(7),
      I2 => bound_reg_753(6),
      I3 => i_reg_144_reg(6),
      O => icmp_ln1073_fu_213_p2_carry_i_1_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(5),
      I1 => i_reg_144_reg(5),
      I2 => bound_reg_753(4),
      I3 => i_reg_144_reg(4),
      O => icmp_ln1073_fu_213_p2_carry_i_2_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(3),
      I1 => i_reg_144_reg(3),
      I2 => bound_reg_753(2),
      I3 => i_reg_144_reg(2),
      O => icmp_ln1073_fu_213_p2_carry_i_3_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bound_reg_753(1),
      I1 => i_reg_144_reg(1),
      I2 => bound_reg_753(0),
      I3 => i_reg_144_reg(0),
      O => icmp_ln1073_fu_213_p2_carry_i_4_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(7),
      I1 => bound_reg_753(7),
      I2 => i_reg_144_reg(6),
      I3 => bound_reg_753(6),
      O => icmp_ln1073_fu_213_p2_carry_i_5_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(5),
      I1 => bound_reg_753(5),
      I2 => i_reg_144_reg(4),
      I3 => bound_reg_753(4),
      O => icmp_ln1073_fu_213_p2_carry_i_6_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(3),
      I1 => bound_reg_753(3),
      I2 => i_reg_144_reg(2),
      I3 => bound_reg_753(2),
      O => icmp_ln1073_fu_213_p2_carry_i_7_n_0
    );
icmp_ln1073_fu_213_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_144_reg(1),
      I1 => bound_reg_753(1),
      I2 => i_reg_144_reg(0),
      I3 => bound_reg_753(0),
      O => icmp_ln1073_fu_213_p2_carry_i_8_n_0
    );
\icmp_ln1073_reg_778_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => icmp_ln1073_reg_778,
      Q => icmp_ln1073_reg_778_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I1 => icmp_ln1084_reg_813,
      I2 => ldata_empty_n,
      I3 => in_mat_data_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg_n_0,
      I5 => icmp_ln1104_reg_790_pp0_iter9_reg,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter1_reg,
      Q => icmp_ln1073_reg_778_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter2_reg,
      Q => icmp_ln1073_reg_778_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter3_reg,
      Q => icmp_ln1073_reg_778_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter4_reg,
      Q => icmp_ln1073_reg_778_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter5_reg,
      Q => icmp_ln1073_reg_778_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_reg_778_pp0_iter6_reg,
      Q => icmp_ln1073_reg_778_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln1073_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => icmp_ln1073_fu_213_p2,
      Q => icmp_ln1073_reg_778,
      R => '0'
    );
icmp_ln1084_fu_269_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1084_fu_269_p2_carry_n_0,
      CO(2) => icmp_ln1084_fu_269_p2_carry_n_1,
      CO(1) => icmp_ln1084_fu_269_p2_carry_n_2,
      CO(0) => icmp_ln1084_fu_269_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => icmp_ln1084_fu_269_p2_carry_i_1_n_0,
      O(3 downto 0) => NLW_icmp_ln1084_fu_269_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1084_fu_269_p2_carry_i_2_n_0,
      S(2) => icmp_ln1084_fu_269_p2_carry_i_3_n_0,
      S(1) => icmp_ln1084_fu_269_p2_carry_i_4_n_0,
      S(0) => icmp_ln1084_fu_269_p2_carry_i_5_n_0
    );
\icmp_ln1084_fu_269_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1084_fu_269_p2_carry_n_0,
      CO(3) => \icmp_ln1084_fu_269_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1084_fu_269_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1084_fu_269_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1084_fu_269_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1084_fu_269_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1084_fu_269_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1084_fu_269_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1084_fu_269_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1084_fu_269_p2_carry__0_i_4_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(17),
      I2 => rem_2_reg_841(17),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(17),
      I5 => ap_sig_allocacmp_rem_load(16),
      O => \icmp_ln1084_fu_269_p2_carry__0_i_1_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(15),
      I2 => rem_2_reg_841(15),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(15),
      I5 => ap_sig_allocacmp_rem_load(14),
      O => \icmp_ln1084_fu_269_p2_carry__0_i_2_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(13),
      I2 => rem_2_reg_841(13),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(13),
      I5 => ap_sig_allocacmp_rem_load(12),
      O => \icmp_ln1084_fu_269_p2_carry__0_i_3_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(11),
      I2 => rem_2_reg_841(11),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(11),
      I5 => ap_sig_allocacmp_rem_load(10),
      O => \icmp_ln1084_fu_269_p2_carry__0_i_4_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1084_fu_269_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1084_fu_269_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1084_fu_269_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1084_fu_269_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1084_fu_269_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1084_fu_269_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1084_fu_269_p2_carry__1_i_1_n_0\,
      S(2) => \icmp_ln1084_fu_269_p2_carry__1_i_2_n_0\,
      S(1) => \icmp_ln1084_fu_269_p2_carry__1_i_3_n_0\,
      S(0) => \icmp_ln1084_fu_269_p2_carry__1_i_4_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(25),
      I2 => rem_2_reg_841(25),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(25),
      I5 => ap_sig_allocacmp_rem_load(24),
      O => \icmp_ln1084_fu_269_p2_carry__1_i_1_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(23),
      I2 => rem_2_reg_841(23),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(23),
      I5 => ap_sig_allocacmp_rem_load(22),
      O => \icmp_ln1084_fu_269_p2_carry__1_i_2_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(21),
      I2 => rem_2_reg_841(21),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(21),
      I5 => ap_sig_allocacmp_rem_load(20),
      O => \icmp_ln1084_fu_269_p2_carry__1_i_3_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(19),
      I2 => rem_2_reg_841(19),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(19),
      I5 => ap_sig_allocacmp_rem_load(18),
      O => \icmp_ln1084_fu_269_p2_carry__1_i_4_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1084_fu_269_p2_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln1084_fu_269_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln1084_fu_269_p2,
      CO(1) => \icmp_ln1084_fu_269_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1084_fu_269_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => ap_sig_allocacmp_rem_load(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln1084_fu_269_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln1084_fu_269_p2_carry__2_i_1_n_0\,
      S(1) => \icmp_ln1084_fu_269_p2_carry__2_i_2_n_0\,
      S(0) => \icmp_ln1084_fu_269_p2_carry__2_i_3_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(31),
      I2 => rem_2_reg_841(31),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(31),
      I5 => ap_sig_allocacmp_rem_load(30),
      O => \icmp_ln1084_fu_269_p2_carry__2_i_1_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(29),
      I2 => rem_2_reg_841(29),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(29),
      I5 => ap_sig_allocacmp_rem_load(28),
      O => \icmp_ln1084_fu_269_p2_carry__2_i_2_n_0\
    );
\icmp_ln1084_fu_269_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(27),
      I2 => rem_2_reg_841(27),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(27),
      I5 => ap_sig_allocacmp_rem_load(26),
      O => \icmp_ln1084_fu_269_p2_carry__2_i_3_n_0\
    );
icmp_ln1084_fu_269_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => last_blk_width_read_reg_746(3),
      I1 => bLast_reg_782_pp0_iter1_reg,
      I2 => ap_sig_allocacmp_rem_load(3),
      O => icmp_ln1084_fu_269_p2_carry_i_1_n_0
    );
icmp_ln1084_fu_269_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(9),
      I2 => rem_2_reg_841(9),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(9),
      I5 => ap_sig_allocacmp_rem_load(8),
      O => icmp_ln1084_fu_269_p2_carry_i_2_n_0
    );
icmp_ln1084_fu_269_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(7),
      I2 => rem_2_reg_841(7),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(7),
      I5 => ap_sig_allocacmp_rem_load(6),
      O => icmp_ln1084_fu_269_p2_carry_i_3_n_0
    );
icmp_ln1084_fu_269_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000270027FF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(4),
      I2 => rem_2_reg_841(4),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(4),
      I5 => ap_sig_allocacmp_rem_load(5),
      O => icmp_ln1084_fu_269_p2_carry_i_4_n_0
    );
icmp_ln1084_fu_269_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4414"
    )
        port map (
      I0 => ap_sig_allocacmp_rem_load(2),
      I1 => ap_sig_allocacmp_rem_load(3),
      I2 => bLast_reg_782_pp0_iter1_reg,
      I3 => last_blk_width_read_reg_746(3),
      O => icmp_ln1084_fu_269_p2_carry_i_5_n_0
    );
\icmp_ln1084_reg_813[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter1_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => icmp_ln1084_reg_8130
    );
\icmp_ln1084_reg_813_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_reg_813,
      Q => icmp_ln1084_reg_813_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1084_reg_813_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_reg_813_pp0_iter3_reg,
      Q => icmp_ln1084_reg_813_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1084_reg_813_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_reg_813_pp0_iter4_reg,
      Q => icmp_ln1084_reg_813_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln1084_reg_813_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_reg_813_pp0_iter5_reg,
      Q => icmp_ln1084_reg_813_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln1084_reg_813_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_reg_813_pp0_iter6_reg,
      Q => icmp_ln1084_reg_813_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln1084_reg_813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => icmp_ln1084_fu_269_p2,
      Q => icmp_ln1084_reg_813,
      R => '0'
    );
\icmp_ln1085_reg_889[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF00FF20"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1084_reg_813,
      I3 => \icmp_ln1085_reg_889_reg_n_0_[0]\,
      I4 => \icmp_ln1085_reg_889[0]_i_2_n_0\,
      I5 => \icmp_ln1085_reg_889[0]_i_3_n_0\,
      O => \icmp_ln1085_reg_889[0]_i_1_n_0\
    );
\icmp_ln1085_reg_889[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1085_reg_889[0]_i_4_n_0\,
      I1 => \rem_load_reg_804_reg_n_0_[15]\,
      I2 => \rem_load_reg_804_reg_n_0_[14]\,
      I3 => \rem_load_reg_804_reg_n_0_[25]\,
      I4 => \rem_load_reg_804_reg_n_0_[24]\,
      I5 => \icmp_ln1085_reg_889[0]_i_5_n_0\,
      O => \icmp_ln1085_reg_889[0]_i_2_n_0\
    );
\icmp_ln1085_reg_889[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1085_reg_889[0]_i_6_n_0\,
      I1 => \rem_load_reg_804_reg_n_0_[27]\,
      I2 => \rem_load_reg_804_reg_n_0_[26]\,
      I3 => \rem_load_reg_804_reg_n_0_[29]\,
      I4 => \rem_load_reg_804_reg_n_0_[28]\,
      I5 => \icmp_ln1085_reg_889[0]_i_7_n_0\,
      O => \icmp_ln1085_reg_889[0]_i_3_n_0\
    );
\icmp_ln1085_reg_889[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[13]\,
      I1 => \rem_load_reg_804_reg_n_0_[12]\,
      I2 => \rem_load_reg_804_reg_n_0_[23]\,
      I3 => \rem_load_reg_804_reg_n_0_[22]\,
      O => \icmp_ln1085_reg_889[0]_i_4_n_0\
    );
\icmp_ln1085_reg_889[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[3]\,
      I1 => \rem_load_reg_804_reg_n_0_[2]\,
      I2 => \rem_load_reg_804_reg_n_0_[1]\,
      I3 => \rem_load_reg_804_reg_n_0_[0]\,
      I4 => \icmp_ln1085_reg_889[0]_i_8_n_0\,
      O => \icmp_ln1085_reg_889[0]_i_5_n_0\
    );
\icmp_ln1085_reg_889[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[5]\,
      I1 => \rem_load_reg_804_reg_n_0_[4]\,
      I2 => \rem_load_reg_804_reg_n_0_[11]\,
      I3 => \rem_load_reg_804_reg_n_0_[10]\,
      O => \icmp_ln1085_reg_889[0]_i_6_n_0\
    );
\icmp_ln1085_reg_889[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[20]\,
      I1 => \rem_load_reg_804_reg_n_0_[21]\,
      I2 => \rem_load_reg_804_reg_n_0_[18]\,
      I3 => \rem_load_reg_804_reg_n_0_[19]\,
      I4 => \icmp_ln1085_reg_889[0]_i_9_n_0\,
      O => \icmp_ln1085_reg_889[0]_i_7_n_0\
    );
\icmp_ln1085_reg_889[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[7]\,
      I1 => \rem_load_reg_804_reg_n_0_[6]\,
      I2 => \rem_load_reg_804_reg_n_0_[31]\,
      I3 => \rem_load_reg_804_reg_n_0_[30]\,
      O => \icmp_ln1085_reg_889[0]_i_8_n_0\
    );
\icmp_ln1085_reg_889[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[9]\,
      I1 => \rem_load_reg_804_reg_n_0_[8]\,
      I2 => \rem_load_reg_804_reg_n_0_[17]\,
      I3 => \rem_load_reg_804_reg_n_0_[16]\,
      O => \icmp_ln1085_reg_889[0]_i_9_n_0\
    );
\icmp_ln1085_reg_889_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1085_reg_889_reg_n_0_[0]\,
      Q => icmp_ln1085_reg_889_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1085_reg_889_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1085_reg_889_pp0_iter4_reg,
      Q => icmp_ln1085_reg_889_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln1085_reg_889_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1085_reg_889_pp0_iter5_reg,
      Q => icmp_ln1085_reg_889_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln1085_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1085_reg_889[0]_i_1_n_0\,
      Q => \icmp_ln1085_reg_889_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln1104_fu_223_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1104_fu_223_p2_carry_n_0,
      CO(2) => icmp_ln1104_fu_223_p2_carry_n_1,
      CO(1) => icmp_ln1104_fu_223_p2_carry_n_2,
      CO(0) => icmp_ln1104_fu_223_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1104_fu_223_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1104_fu_223_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1104_fu_223_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1104_fu_223_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1104_fu_223_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1104_fu_223_p2_carry_i_5_n_0,
      S(2) => icmp_ln1104_fu_223_p2_carry_i_6_n_0,
      S(1) => icmp_ln1104_fu_223_p2_carry_i_7_n_0,
      S(0) => icmp_ln1104_fu_223_p2_carry_i_8_n_0
    );
\icmp_ln1104_fu_223_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1104_fu_223_p2_carry_n_0,
      CO(3) => \icmp_ln1104_fu_223_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1104_fu_223_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1104_fu_223_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1104_fu_223_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1104_fu_223_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1104_fu_223_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1104_fu_223_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1104_fu_223_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1104_fu_223_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1104_fu_223_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1104_fu_223_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1104_fu_223_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1104_fu_223_p2_carry__0_i_8_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(15),
      I1 => j_reg_133_reg(15),
      I2 => cols_bound_per_npc_read_reg_739(14),
      I3 => j_reg_133_reg(14),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_1_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(13),
      I1 => j_reg_133_reg(13),
      I2 => cols_bound_per_npc_read_reg_739(12),
      I3 => j_reg_133_reg(12),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_2_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(11),
      I1 => j_reg_133_reg(11),
      I2 => cols_bound_per_npc_read_reg_739(10),
      I3 => j_reg_133_reg(10),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_3_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(9),
      I1 => j_reg_133_reg(9),
      I2 => cols_bound_per_npc_read_reg_739(8),
      I3 => j_reg_133_reg(8),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_4_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(15),
      I1 => cols_bound_per_npc_read_reg_739(15),
      I2 => j_reg_133_reg(14),
      I3 => cols_bound_per_npc_read_reg_739(14),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_5_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(13),
      I1 => cols_bound_per_npc_read_reg_739(13),
      I2 => j_reg_133_reg(12),
      I3 => cols_bound_per_npc_read_reg_739(12),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_6_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(11),
      I1 => cols_bound_per_npc_read_reg_739(11),
      I2 => j_reg_133_reg(10),
      I3 => cols_bound_per_npc_read_reg_739(10),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_7_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(9),
      I1 => cols_bound_per_npc_read_reg_739(9),
      I2 => j_reg_133_reg(8),
      I3 => cols_bound_per_npc_read_reg_739(8),
      O => \icmp_ln1104_fu_223_p2_carry__0_i_8_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1104_fu_223_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1104_fu_223_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1104_fu_223_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1104_fu_223_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1104_fu_223_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1104_fu_223_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1104_fu_223_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1104_fu_223_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1104_fu_223_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1104_fu_223_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1104_fu_223_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1104_fu_223_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1104_fu_223_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1104_fu_223_p2_carry__1_i_8_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(23),
      I1 => j_reg_133_reg(23),
      I2 => cols_bound_per_npc_read_reg_739(22),
      I3 => j_reg_133_reg(22),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_1_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(21),
      I1 => j_reg_133_reg(21),
      I2 => cols_bound_per_npc_read_reg_739(20),
      I3 => j_reg_133_reg(20),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_2_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(19),
      I1 => j_reg_133_reg(19),
      I2 => cols_bound_per_npc_read_reg_739(18),
      I3 => j_reg_133_reg(18),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_3_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(17),
      I1 => j_reg_133_reg(17),
      I2 => cols_bound_per_npc_read_reg_739(16),
      I3 => j_reg_133_reg(16),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_4_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(23),
      I1 => cols_bound_per_npc_read_reg_739(23),
      I2 => j_reg_133_reg(22),
      I3 => cols_bound_per_npc_read_reg_739(22),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_5_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(21),
      I1 => cols_bound_per_npc_read_reg_739(21),
      I2 => j_reg_133_reg(20),
      I3 => cols_bound_per_npc_read_reg_739(20),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_6_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(19),
      I1 => cols_bound_per_npc_read_reg_739(19),
      I2 => j_reg_133_reg(18),
      I3 => cols_bound_per_npc_read_reg_739(18),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_7_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(17),
      I1 => cols_bound_per_npc_read_reg_739(17),
      I2 => j_reg_133_reg(16),
      I3 => cols_bound_per_npc_read_reg_739(16),
      O => \icmp_ln1104_fu_223_p2_carry__1_i_8_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1104_fu_223_p2_carry__1_n_0\,
      CO(3) => icmp_ln1104_fu_223_p2,
      CO(2) => \icmp_ln1104_fu_223_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1104_fu_223_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1104_fu_223_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1104_fu_223_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1104_fu_223_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1104_fu_223_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1104_fu_223_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1104_fu_223_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1104_fu_223_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1104_fu_223_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1104_fu_223_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1104_fu_223_p2_carry__2_i_8_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => j_reg_133_reg(31),
      I1 => cols_bound_per_npc_read_reg_739(31),
      I2 => cols_bound_per_npc_read_reg_739(30),
      I3 => j_reg_133_reg(30),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_1_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(29),
      I1 => j_reg_133_reg(29),
      I2 => cols_bound_per_npc_read_reg_739(28),
      I3 => j_reg_133_reg(28),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_2_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(27),
      I1 => j_reg_133_reg(27),
      I2 => cols_bound_per_npc_read_reg_739(26),
      I3 => j_reg_133_reg(26),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_3_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(25),
      I1 => j_reg_133_reg(25),
      I2 => cols_bound_per_npc_read_reg_739(24),
      I3 => j_reg_133_reg(24),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_4_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(31),
      I1 => j_reg_133_reg(31),
      I2 => j_reg_133_reg(30),
      I3 => cols_bound_per_npc_read_reg_739(30),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_5_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(29),
      I1 => cols_bound_per_npc_read_reg_739(29),
      I2 => j_reg_133_reg(28),
      I3 => cols_bound_per_npc_read_reg_739(28),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_6_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(27),
      I1 => cols_bound_per_npc_read_reg_739(27),
      I2 => j_reg_133_reg(26),
      I3 => cols_bound_per_npc_read_reg_739(26),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_7_n_0\
    );
\icmp_ln1104_fu_223_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(25),
      I1 => cols_bound_per_npc_read_reg_739(25),
      I2 => j_reg_133_reg(24),
      I3 => cols_bound_per_npc_read_reg_739(24),
      O => \icmp_ln1104_fu_223_p2_carry__2_i_8_n_0\
    );
icmp_ln1104_fu_223_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(7),
      I1 => j_reg_133_reg(7),
      I2 => cols_bound_per_npc_read_reg_739(6),
      I3 => j_reg_133_reg(6),
      O => icmp_ln1104_fu_223_p2_carry_i_1_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(5),
      I1 => j_reg_133_reg(5),
      I2 => cols_bound_per_npc_read_reg_739(4),
      I3 => j_reg_133_reg(4),
      O => icmp_ln1104_fu_223_p2_carry_i_2_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(3),
      I1 => j_reg_133_reg(3),
      I2 => cols_bound_per_npc_read_reg_739(2),
      I3 => j_reg_133_reg(2),
      O => icmp_ln1104_fu_223_p2_carry_i_3_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(1),
      I1 => j_reg_133_reg(1),
      I2 => cols_bound_per_npc_read_reg_739(0),
      I3 => j_reg_133_reg(0),
      O => icmp_ln1104_fu_223_p2_carry_i_4_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(7),
      I1 => cols_bound_per_npc_read_reg_739(7),
      I2 => j_reg_133_reg(6),
      I3 => cols_bound_per_npc_read_reg_739(6),
      O => icmp_ln1104_fu_223_p2_carry_i_5_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(5),
      I1 => cols_bound_per_npc_read_reg_739(5),
      I2 => j_reg_133_reg(4),
      I3 => cols_bound_per_npc_read_reg_739(4),
      O => icmp_ln1104_fu_223_p2_carry_i_6_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(3),
      I1 => cols_bound_per_npc_read_reg_739(3),
      I2 => j_reg_133_reg(2),
      I3 => cols_bound_per_npc_read_reg_739(2),
      O => icmp_ln1104_fu_223_p2_carry_i_7_n_0
    );
icmp_ln1104_fu_223_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_133_reg(1),
      I1 => cols_bound_per_npc_read_reg_739(1),
      I2 => j_reg_133_reg(0),
      I3 => cols_bound_per_npc_read_reg_739(0),
      O => icmp_ln1104_fu_223_p2_carry_i_8_n_0
    );
\icmp_ln1104_reg_790[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => icmp_ln1104_fu_223_p2,
      I1 => icmp_ln1073_fu_213_p2,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln1104_reg_790,
      O => \icmp_ln1104_reg_790[0]_i_1_n_0\
    );
\icmp_ln1104_reg_790_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => icmp_ln1104_reg_790,
      Q => icmp_ln1104_reg_790_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1104_reg_790_pp0_iter1_reg,
      Q => \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0\
    );
\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0\,
      Q => icmp_ln1104_reg_790_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln1104_reg_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1104_reg_790[0]_i_1_n_0\,
      Q => icmp_ln1104_reg_790,
      R => '0'
    );
icmp_ln414_fu_410_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln414_fu_410_p2_carry_n_0,
      CO(2) => icmp_ln414_fu_410_p2_carry_n_1,
      CO(1) => icmp_ln414_fu_410_p2_carry_n_2,
      CO(0) => icmp_ln414_fu_410_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln414_fu_410_p2_carry_i_1_n_0,
      DI(2) => icmp_ln414_fu_410_p2_carry_i_2_n_0,
      DI(1) => icmp_ln414_fu_410_p2_carry_i_3_n_0,
      DI(0) => icmp_ln414_fu_410_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln414_fu_410_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln414_fu_410_p2_carry_i_5_n_0,
      S(2) => icmp_ln414_fu_410_p2_carry_i_6_n_0,
      S(1) => icmp_ln414_fu_410_p2_carry_i_7_n_0,
      S(0) => icmp_ln414_fu_410_p2_carry_i_8_n_0
    );
\icmp_ln414_fu_410_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln414_fu_410_p2_carry_n_0,
      CO(3) => \icmp_ln414_fu_410_p2_carry__0_n_0\,
      CO(2) => \icmp_ln414_fu_410_p2_carry__0_n_1\,
      CO(1) => \icmp_ln414_fu_410_p2_carry__0_n_2\,
      CO(0) => \icmp_ln414_fu_410_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_410_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_410_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_410_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_410_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_410_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_410_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln414_fu_410_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln414_fu_410_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln414_fu_410_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[17]\,
      I2 => \rem_load_reg_804_reg_n_0_[16]\,
      O => \icmp_ln414_fu_410_p2_carry__0_i_1_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[15]\,
      I2 => \rem_load_reg_804_reg_n_0_[14]\,
      O => \icmp_ln414_fu_410_p2_carry__0_i_2_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[13]\,
      I2 => \rem_load_reg_804_reg_n_0_[12]\,
      O => \icmp_ln414_fu_410_p2_carry__0_i_3_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[11]\,
      I2 => \rem_load_reg_804_reg_n_0_[10]\,
      O => \icmp_ln414_fu_410_p2_carry__0_i_4_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[17]\,
      I1 => \rem_load_reg_804_reg_n_0_[16]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__0_i_5_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[15]\,
      I1 => \rem_load_reg_804_reg_n_0_[14]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__0_i_6_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[13]\,
      I1 => \rem_load_reg_804_reg_n_0_[12]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__0_i_7_n_0\
    );
\icmp_ln414_fu_410_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[11]\,
      I1 => \rem_load_reg_804_reg_n_0_[10]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_410_p2_carry__0_n_0\,
      CO(3) => \icmp_ln414_fu_410_p2_carry__1_n_0\,
      CO(2) => \icmp_ln414_fu_410_p2_carry__1_n_1\,
      CO(1) => \icmp_ln414_fu_410_p2_carry__1_n_2\,
      CO(0) => \icmp_ln414_fu_410_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_410_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_410_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_410_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_410_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_410_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_410_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln414_fu_410_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln414_fu_410_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln414_fu_410_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[25]\,
      I2 => \rem_load_reg_804_reg_n_0_[24]\,
      O => \icmp_ln414_fu_410_p2_carry__1_i_1_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[23]\,
      I2 => \rem_load_reg_804_reg_n_0_[22]\,
      O => \icmp_ln414_fu_410_p2_carry__1_i_2_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[21]\,
      I2 => \rem_load_reg_804_reg_n_0_[20]\,
      O => \icmp_ln414_fu_410_p2_carry__1_i_3_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[19]\,
      I2 => \rem_load_reg_804_reg_n_0_[18]\,
      O => \icmp_ln414_fu_410_p2_carry__1_i_4_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[25]\,
      I1 => \rem_load_reg_804_reg_n_0_[24]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__1_i_5_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[23]\,
      I1 => \rem_load_reg_804_reg_n_0_[22]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__1_i_6_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[21]\,
      I1 => \rem_load_reg_804_reg_n_0_[20]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__1_i_7_n_0\
    );
\icmp_ln414_fu_410_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[19]\,
      I1 => \rem_load_reg_804_reg_n_0_[18]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_410_p2_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln414_fu_410_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln414_fu_410_p2,
      CO(1) => \icmp_ln414_fu_410_p2_carry__2_n_2\,
      CO(0) => \icmp_ln414_fu_410_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln414_fu_410_p2_carry__2_i_1_n_0\,
      DI(1) => \icmp_ln414_fu_410_p2_carry__2_i_2_n_0\,
      DI(0) => \icmp_ln414_fu_410_p2_carry__2_i_3_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_410_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln414_fu_410_p2_carry__2_i_4_n_0\,
      S(1) => \icmp_ln414_fu_410_p2_carry__2_i_5_n_0\,
      S(0) => \icmp_ln414_fu_410_p2_carry__2_i_6_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[31]\,
      I2 => \rem_load_reg_804_reg_n_0_[30]\,
      O => \icmp_ln414_fu_410_p2_carry__2_i_1_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[29]\,
      I2 => \rem_load_reg_804_reg_n_0_[28]\,
      O => \icmp_ln414_fu_410_p2_carry__2_i_2_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[27]\,
      I2 => \rem_load_reg_804_reg_n_0_[26]\,
      O => \icmp_ln414_fu_410_p2_carry__2_i_3_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[31]\,
      I1 => \rem_load_reg_804_reg_n_0_[30]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__2_i_4_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[29]\,
      I1 => \rem_load_reg_804_reg_n_0_[28]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__2_i_5_n_0\
    );
\icmp_ln414_fu_410_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[27]\,
      I1 => \rem_load_reg_804_reg_n_0_[26]\,
      I2 => add_ln1090_reg_859(4),
      O => \icmp_ln414_fu_410_p2_carry__2_i_6_n_0\
    );
icmp_ln414_fu_410_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[9]\,
      I2 => \rem_load_reg_804_reg_n_0_[8]\,
      O => icmp_ln414_fu_410_p2_carry_i_1_n_0
    );
icmp_ln414_fu_410_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[7]\,
      I2 => \rem_load_reg_804_reg_n_0_[6]\,
      O => icmp_ln414_fu_410_p2_carry_i_2_n_0
    );
icmp_ln414_fu_410_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => add_ln1090_reg_859(4),
      I1 => \rem_load_reg_804_reg_n_0_[5]\,
      I2 => \rem_load_reg_804_reg_n_0_[4]\,
      O => icmp_ln414_fu_410_p2_carry_i_3_n_0
    );
icmp_ln414_fu_410_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[3]\,
      I1 => add_ln1090_reg_859(4),
      O => icmp_ln414_fu_410_p2_carry_i_4_n_0
    );
icmp_ln414_fu_410_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[9]\,
      I1 => \rem_load_reg_804_reg_n_0_[8]\,
      I2 => add_ln1090_reg_859(4),
      O => icmp_ln414_fu_410_p2_carry_i_5_n_0
    );
icmp_ln414_fu_410_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[7]\,
      I1 => \rem_load_reg_804_reg_n_0_[6]\,
      I2 => add_ln1090_reg_859(4),
      O => icmp_ln414_fu_410_p2_carry_i_6_n_0
    );
icmp_ln414_fu_410_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[5]\,
      I1 => add_ln1090_reg_859(4),
      I2 => \rem_load_reg_804_reg_n_0_[4]\,
      O => icmp_ln414_fu_410_p2_carry_i_7_n_0
    );
icmp_ln414_fu_410_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[2]\,
      I1 => \rem_load_reg_804_reg_n_0_[3]\,
      I2 => add_ln1090_reg_859(4),
      O => icmp_ln414_fu_410_p2_carry_i_8_n_0
    );
\icmp_ln414_reg_924[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1084_reg_813,
      O => \icmp_ln414_reg_924[0]_i_1_n_0\
    );
\icmp_ln414_reg_924_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_924,
      Q => icmp_ln414_reg_924_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln414_reg_924_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_924_pp0_iter4_reg,
      Q => icmp_ln414_reg_924_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln414_reg_924_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_924_pp0_iter5_reg,
      Q => icmp_ln414_reg_924_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln414_reg_924_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_924_pp0_iter6_reg,
      Q => icmp_ln414_reg_924_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln414_reg_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => icmp_ln414_fu_410_p2,
      Q => icmp_ln414_reg_924,
      R => '0'
    );
\icmp_ln674_1_reg_882[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0020"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln674_1_fu_338_p2,
      I3 => icmp_ln1084_reg_813,
      I4 => icmp_ln674_1_reg_882,
      O => \icmp_ln674_1_reg_882[0]_i_1_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(26),
      I1 => sub_ln1093_reg_817(26),
      I2 => sub_ln1093_1_reg_822(27),
      I3 => sub_ln1093_reg_817(27),
      O => \icmp_ln674_1_reg_882[0]_i_10_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(24),
      I1 => sub_ln1093_reg_817(24),
      I2 => sub_ln1093_1_reg_822(25),
      I3 => sub_ln1093_reg_817(25),
      O => \icmp_ln674_1_reg_882[0]_i_11_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(22),
      I1 => sub_ln1093_reg_817(22),
      I2 => sub_ln1093_reg_817(23),
      I3 => sub_ln1093_1_reg_822(23),
      O => \icmp_ln674_1_reg_882[0]_i_13_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(20),
      I1 => sub_ln1093_reg_817(20),
      I2 => sub_ln1093_reg_817(21),
      I3 => sub_ln1093_1_reg_822(21),
      O => \icmp_ln674_1_reg_882[0]_i_14_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(18),
      I1 => sub_ln1093_reg_817(18),
      I2 => sub_ln1093_reg_817(19),
      I3 => sub_ln1093_1_reg_822(19),
      O => \icmp_ln674_1_reg_882[0]_i_15_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(16),
      I1 => sub_ln1093_reg_817(16),
      I2 => sub_ln1093_reg_817(17),
      I3 => sub_ln1093_1_reg_822(17),
      O => \icmp_ln674_1_reg_882[0]_i_16_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(22),
      I1 => sub_ln1093_reg_817(22),
      I2 => sub_ln1093_1_reg_822(23),
      I3 => sub_ln1093_reg_817(23),
      O => \icmp_ln674_1_reg_882[0]_i_17_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(20),
      I1 => sub_ln1093_reg_817(20),
      I2 => sub_ln1093_1_reg_822(21),
      I3 => sub_ln1093_reg_817(21),
      O => \icmp_ln674_1_reg_882[0]_i_18_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(18),
      I1 => sub_ln1093_reg_817(18),
      I2 => sub_ln1093_1_reg_822(19),
      I3 => sub_ln1093_reg_817(19),
      O => \icmp_ln674_1_reg_882[0]_i_19_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(16),
      I1 => sub_ln1093_reg_817(16),
      I2 => sub_ln1093_1_reg_822(17),
      I3 => sub_ln1093_reg_817(17),
      O => \icmp_ln674_1_reg_882[0]_i_20_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(14),
      I1 => sub_ln1093_reg_817(14),
      I2 => sub_ln1093_reg_817(15),
      I3 => sub_ln1093_1_reg_822(15),
      O => \icmp_ln674_1_reg_882[0]_i_22_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(12),
      I1 => sub_ln1093_reg_817(12),
      I2 => sub_ln1093_reg_817(13),
      I3 => sub_ln1093_1_reg_822(13),
      O => \icmp_ln674_1_reg_882[0]_i_23_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(10),
      I1 => sub_ln1093_reg_817(10),
      I2 => sub_ln1093_reg_817(11),
      I3 => sub_ln1093_1_reg_822(11),
      O => \icmp_ln674_1_reg_882[0]_i_24_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(8),
      I1 => sub_ln1093_reg_817(8),
      I2 => sub_ln1093_reg_817(9),
      I3 => sub_ln1093_1_reg_822(9),
      O => \icmp_ln674_1_reg_882[0]_i_25_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(14),
      I1 => sub_ln1093_reg_817(14),
      I2 => sub_ln1093_1_reg_822(15),
      I3 => sub_ln1093_reg_817(15),
      O => \icmp_ln674_1_reg_882[0]_i_26_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(12),
      I1 => sub_ln1093_reg_817(12),
      I2 => sub_ln1093_1_reg_822(13),
      I3 => sub_ln1093_reg_817(13),
      O => \icmp_ln674_1_reg_882[0]_i_27_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(10),
      I1 => sub_ln1093_reg_817(10),
      I2 => sub_ln1093_1_reg_822(11),
      I3 => sub_ln1093_reg_817(11),
      O => \icmp_ln674_1_reg_882[0]_i_28_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(8),
      I1 => sub_ln1093_reg_817(8),
      I2 => sub_ln1093_1_reg_822(9),
      I3 => sub_ln1093_reg_817(9),
      O => \icmp_ln674_1_reg_882[0]_i_29_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(6),
      I1 => sub_ln1093_reg_817(6),
      I2 => sub_ln1093_reg_817(7),
      I3 => sub_ln1093_1_reg_822(7),
      O => \icmp_ln674_1_reg_882[0]_i_30_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(4),
      I1 => sub_ln1093_reg_817(4),
      I2 => sub_ln1093_reg_817(5),
      I3 => sub_ln1093_1_reg_822(5),
      O => \icmp_ln674_1_reg_882[0]_i_31_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(2),
      I1 => sub_ln1093_reg_817(2),
      I2 => sub_ln1093_reg_817(3),
      I3 => sub_ln1093_1_reg_822(3),
      O => \icmp_ln674_1_reg_882[0]_i_32_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(0),
      I1 => sub_ln1093_reg_817(0),
      I2 => sub_ln1093_reg_817(1),
      I3 => sub_ln1093_1_reg_822(1),
      O => \icmp_ln674_1_reg_882[0]_i_33_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(6),
      I1 => sub_ln1093_reg_817(6),
      I2 => sub_ln1093_1_reg_822(7),
      I3 => sub_ln1093_reg_817(7),
      O => \icmp_ln674_1_reg_882[0]_i_34_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(4),
      I1 => sub_ln1093_reg_817(4),
      I2 => sub_ln1093_1_reg_822(5),
      I3 => sub_ln1093_reg_817(5),
      O => \icmp_ln674_1_reg_882[0]_i_35_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(2),
      I1 => sub_ln1093_reg_817(2),
      I2 => sub_ln1093_1_reg_822(3),
      I3 => sub_ln1093_reg_817(3),
      O => \icmp_ln674_1_reg_882[0]_i_36_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(0),
      I1 => sub_ln1093_reg_817(0),
      I2 => sub_ln1093_1_reg_822(1),
      I3 => sub_ln1093_reg_817(1),
      O => \icmp_ln674_1_reg_882[0]_i_37_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(30),
      I1 => sub_ln1093_reg_817(30),
      I2 => sub_ln1093_reg_817(31),
      I3 => sub_ln1093_1_reg_822(31),
      O => \icmp_ln674_1_reg_882[0]_i_4_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(28),
      I1 => sub_ln1093_reg_817(28),
      I2 => sub_ln1093_reg_817(29),
      I3 => sub_ln1093_1_reg_822(29),
      O => \icmp_ln674_1_reg_882[0]_i_5_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(26),
      I1 => sub_ln1093_reg_817(26),
      I2 => sub_ln1093_reg_817(27),
      I3 => sub_ln1093_1_reg_822(27),
      O => \icmp_ln674_1_reg_882[0]_i_6_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(24),
      I1 => sub_ln1093_reg_817(24),
      I2 => sub_ln1093_reg_817(25),
      I3 => sub_ln1093_1_reg_822(25),
      O => \icmp_ln674_1_reg_882[0]_i_7_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(30),
      I1 => sub_ln1093_reg_817(30),
      I2 => sub_ln1093_1_reg_822(31),
      I3 => sub_ln1093_reg_817(31),
      O => \icmp_ln674_1_reg_882[0]_i_8_n_0\
    );
\icmp_ln674_1_reg_882[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln1093_1_reg_822(28),
      I1 => sub_ln1093_reg_817(28),
      I2 => sub_ln1093_1_reg_822(29),
      I3 => sub_ln1093_reg_817(29),
      O => \icmp_ln674_1_reg_882[0]_i_9_n_0\
    );
\icmp_ln674_1_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln674_1_reg_882[0]_i_1_n_0\,
      Q => icmp_ln674_1_reg_882,
      R => '0'
    );
\icmp_ln674_1_reg_882_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_882_reg[0]_i_21_n_0\,
      CO(3) => \icmp_ln674_1_reg_882_reg[0]_i_12_n_0\,
      CO(2) => \icmp_ln674_1_reg_882_reg[0]_i_12_n_1\,
      CO(1) => \icmp_ln674_1_reg_882_reg[0]_i_12_n_2\,
      CO(0) => \icmp_ln674_1_reg_882_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_882[0]_i_22_n_0\,
      DI(2) => \icmp_ln674_1_reg_882[0]_i_23_n_0\,
      DI(1) => \icmp_ln674_1_reg_882[0]_i_24_n_0\,
      DI(0) => \icmp_ln674_1_reg_882[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_882_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_882[0]_i_26_n_0\,
      S(2) => \icmp_ln674_1_reg_882[0]_i_27_n_0\,
      S(1) => \icmp_ln674_1_reg_882[0]_i_28_n_0\,
      S(0) => \icmp_ln674_1_reg_882[0]_i_29_n_0\
    );
\icmp_ln674_1_reg_882_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_882_reg[0]_i_3_n_0\,
      CO(3) => icmp_ln674_1_fu_338_p2,
      CO(2) => \icmp_ln674_1_reg_882_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln674_1_reg_882_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln674_1_reg_882_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_882[0]_i_4_n_0\,
      DI(2) => \icmp_ln674_1_reg_882[0]_i_5_n_0\,
      DI(1) => \icmp_ln674_1_reg_882[0]_i_6_n_0\,
      DI(0) => \icmp_ln674_1_reg_882[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_882_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_882[0]_i_8_n_0\,
      S(2) => \icmp_ln674_1_reg_882[0]_i_9_n_0\,
      S(1) => \icmp_ln674_1_reg_882[0]_i_10_n_0\,
      S(0) => \icmp_ln674_1_reg_882[0]_i_11_n_0\
    );
\icmp_ln674_1_reg_882_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln674_1_reg_882_reg[0]_i_21_n_0\,
      CO(2) => \icmp_ln674_1_reg_882_reg[0]_i_21_n_1\,
      CO(1) => \icmp_ln674_1_reg_882_reg[0]_i_21_n_2\,
      CO(0) => \icmp_ln674_1_reg_882_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_882[0]_i_30_n_0\,
      DI(2) => \icmp_ln674_1_reg_882[0]_i_31_n_0\,
      DI(1) => \icmp_ln674_1_reg_882[0]_i_32_n_0\,
      DI(0) => \icmp_ln674_1_reg_882[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_882_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_882[0]_i_34_n_0\,
      S(2) => \icmp_ln674_1_reg_882[0]_i_35_n_0\,
      S(1) => \icmp_ln674_1_reg_882[0]_i_36_n_0\,
      S(0) => \icmp_ln674_1_reg_882[0]_i_37_n_0\
    );
\icmp_ln674_1_reg_882_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_882_reg[0]_i_12_n_0\,
      CO(3) => \icmp_ln674_1_reg_882_reg[0]_i_3_n_0\,
      CO(2) => \icmp_ln674_1_reg_882_reg[0]_i_3_n_1\,
      CO(1) => \icmp_ln674_1_reg_882_reg[0]_i_3_n_2\,
      CO(0) => \icmp_ln674_1_reg_882_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_882[0]_i_13_n_0\,
      DI(2) => \icmp_ln674_1_reg_882[0]_i_14_n_0\,
      DI(1) => \icmp_ln674_1_reg_882[0]_i_15_n_0\,
      DI(0) => \icmp_ln674_1_reg_882[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_882_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_882[0]_i_17_n_0\,
      S(2) => \icmp_ln674_1_reg_882[0]_i_18_n_0\,
      S(1) => \icmp_ln674_1_reg_882[0]_i_19_n_0\,
      S(0) => \icmp_ln674_1_reg_882[0]_i_20_n_0\
    );
\icmp_ln674_reg_899[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \icmp_ln674_reg_899[0]_i_1_n_0\
    );
\icmp_ln674_reg_899[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln674_reg_899[0]_i_3_n_0\,
      I1 => tmp_reg_846(19),
      I2 => tmp_reg_846(18),
      I3 => tmp_reg_846(20),
      I4 => \icmp_ln674_reg_899[0]_i_4_n_0\,
      I5 => \icmp_ln674_reg_899[0]_i_5_n_0\,
      O => \icmp_ln674_reg_899[0]_i_2_n_0\
    );
\icmp_ln674_reg_899[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_reg_846(22),
      I1 => tmp_reg_846(21),
      I2 => tmp_reg_846(23),
      I3 => tmp_reg_846(26),
      I4 => tmp_reg_846(24),
      I5 => tmp_reg_846(25),
      O => \icmp_ln674_reg_899[0]_i_3_n_0\
    );
\icmp_ln674_reg_899[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_reg_846(14),
      I1 => tmp_reg_846(15),
      I2 => tmp_reg_846(16),
      I3 => tmp_reg_846(17),
      O => \icmp_ln674_reg_899[0]_i_4_n_0\
    );
\icmp_ln674_reg_899[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln674_reg_899[0]_i_6_n_0\,
      I1 => tmp_reg_846(6),
      I2 => tmp_reg_846(4),
      I3 => tmp_reg_846(5),
      I4 => \icmp_ln674_reg_899[0]_i_7_n_0\,
      I5 => \icmp_ln674_reg_899[0]_i_8_n_0\,
      O => \icmp_ln674_reg_899[0]_i_5_n_0\
    );
\icmp_ln674_reg_899[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_reg_846(0),
      I1 => tmp_reg_846(1),
      I2 => tmp_reg_846(2),
      I3 => tmp_reg_846(3),
      O => \icmp_ln674_reg_899[0]_i_6_n_0\
    );
\icmp_ln674_reg_899[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_reg_846(13),
      I1 => tmp_reg_846(11),
      I2 => tmp_reg_846(12),
      O => \icmp_ln674_reg_899[0]_i_7_n_0\
    );
\icmp_ln674_reg_899[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_reg_846(9),
      I1 => tmp_reg_846(10),
      I2 => tmp_reg_846(7),
      I3 => tmp_reg_846(8),
      O => \icmp_ln674_reg_899[0]_i_8_n_0\
    );
\icmp_ln674_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \icmp_ln674_reg_899[0]_i_1_n_0\,
      Q => icmp_ln674_reg_899,
      R => '0'
    );
int_ap_ready_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[9]_0\(0),
      I2 => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      I3 => Q(1),
      O => ap_done_reg_reg_0
    );
\j_reg_133[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF08000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln1073_fu_213_p2,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \bLast_fu_218_p2_carry__1_n_1\,
      I5 => ap_CS_fsm_state8,
      O => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_133_reg(0),
      O => \j_reg_133[0]_i_3_n_0\
    );
\j_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[0]_i_2_n_7\,
      Q => j_reg_133_reg(0),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_133_reg[0]_i_2_n_0\,
      CO(2) => \j_reg_133_reg[0]_i_2_n_1\,
      CO(1) => \j_reg_133_reg[0]_i_2_n_2\,
      CO(0) => \j_reg_133_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_133_reg[0]_i_2_n_4\,
      O(2) => \j_reg_133_reg[0]_i_2_n_5\,
      O(1) => \j_reg_133_reg[0]_i_2_n_6\,
      O(0) => \j_reg_133_reg[0]_i_2_n_7\,
      S(3 downto 1) => j_reg_133_reg(3 downto 1),
      S(0) => \j_reg_133[0]_i_3_n_0\
    );
\j_reg_133_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[8]_i_1_n_5\,
      Q => j_reg_133_reg(10),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[8]_i_1_n_4\,
      Q => j_reg_133_reg(11),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[12]_i_1_n_7\,
      Q => j_reg_133_reg(12),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[8]_i_1_n_0\,
      CO(3) => \j_reg_133_reg[12]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[12]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[12]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[12]_i_1_n_4\,
      O(2) => \j_reg_133_reg[12]_i_1_n_5\,
      O(1) => \j_reg_133_reg[12]_i_1_n_6\,
      O(0) => \j_reg_133_reg[12]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(15 downto 12)
    );
\j_reg_133_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[12]_i_1_n_6\,
      Q => j_reg_133_reg(13),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[12]_i_1_n_5\,
      Q => j_reg_133_reg(14),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[12]_i_1_n_4\,
      Q => j_reg_133_reg(15),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[16]_i_1_n_7\,
      Q => j_reg_133_reg(16),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[12]_i_1_n_0\,
      CO(3) => \j_reg_133_reg[16]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[16]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[16]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[16]_i_1_n_4\,
      O(2) => \j_reg_133_reg[16]_i_1_n_5\,
      O(1) => \j_reg_133_reg[16]_i_1_n_6\,
      O(0) => \j_reg_133_reg[16]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(19 downto 16)
    );
\j_reg_133_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[16]_i_1_n_6\,
      Q => j_reg_133_reg(17),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[16]_i_1_n_5\,
      Q => j_reg_133_reg(18),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[16]_i_1_n_4\,
      Q => j_reg_133_reg(19),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[0]_i_2_n_6\,
      Q => j_reg_133_reg(1),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[20]_i_1_n_7\,
      Q => j_reg_133_reg(20),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[16]_i_1_n_0\,
      CO(3) => \j_reg_133_reg[20]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[20]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[20]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[20]_i_1_n_4\,
      O(2) => \j_reg_133_reg[20]_i_1_n_5\,
      O(1) => \j_reg_133_reg[20]_i_1_n_6\,
      O(0) => \j_reg_133_reg[20]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(23 downto 20)
    );
\j_reg_133_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[20]_i_1_n_6\,
      Q => j_reg_133_reg(21),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[20]_i_1_n_5\,
      Q => j_reg_133_reg(22),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[20]_i_1_n_4\,
      Q => j_reg_133_reg(23),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[24]_i_1_n_7\,
      Q => j_reg_133_reg(24),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[20]_i_1_n_0\,
      CO(3) => \j_reg_133_reg[24]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[24]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[24]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[24]_i_1_n_4\,
      O(2) => \j_reg_133_reg[24]_i_1_n_5\,
      O(1) => \j_reg_133_reg[24]_i_1_n_6\,
      O(0) => \j_reg_133_reg[24]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(27 downto 24)
    );
\j_reg_133_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[24]_i_1_n_6\,
      Q => j_reg_133_reg(25),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[24]_i_1_n_5\,
      Q => j_reg_133_reg(26),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[24]_i_1_n_4\,
      Q => j_reg_133_reg(27),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[28]_i_1_n_7\,
      Q => j_reg_133_reg(28),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[24]_i_1_n_0\,
      CO(3) => \NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_133_reg[28]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[28]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[28]_i_1_n_4\,
      O(2) => \j_reg_133_reg[28]_i_1_n_5\,
      O(1) => \j_reg_133_reg[28]_i_1_n_6\,
      O(0) => \j_reg_133_reg[28]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(31 downto 28)
    );
\j_reg_133_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[28]_i_1_n_6\,
      Q => j_reg_133_reg(29),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[0]_i_2_n_5\,
      Q => j_reg_133_reg(2),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[28]_i_1_n_5\,
      Q => j_reg_133_reg(30),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[28]_i_1_n_4\,
      Q => j_reg_133_reg(31),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[0]_i_2_n_4\,
      Q => j_reg_133_reg(3),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[4]_i_1_n_7\,
      Q => j_reg_133_reg(4),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[0]_i_2_n_0\,
      CO(3) => \j_reg_133_reg[4]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[4]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[4]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[4]_i_1_n_4\,
      O(2) => \j_reg_133_reg[4]_i_1_n_5\,
      O(1) => \j_reg_133_reg[4]_i_1_n_6\,
      O(0) => \j_reg_133_reg[4]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(7 downto 4)
    );
\j_reg_133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[4]_i_1_n_6\,
      Q => j_reg_133_reg(5),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[4]_i_1_n_5\,
      Q => j_reg_133_reg(6),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[4]_i_1_n_4\,
      Q => j_reg_133_reg(7),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[8]_i_1_n_7\,
      Q => j_reg_133_reg(8),
      R => \j_reg_133[0]_i_1_n_0\
    );
\j_reg_133_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_133_reg[4]_i_1_n_0\,
      CO(3) => \j_reg_133_reg[8]_i_1_n_0\,
      CO(2) => \j_reg_133_reg[8]_i_1_n_1\,
      CO(1) => \j_reg_133_reg[8]_i_1_n_2\,
      CO(0) => \j_reg_133_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_133_reg[8]_i_1_n_4\,
      O(2) => \j_reg_133_reg[8]_i_1_n_5\,
      O(1) => \j_reg_133_reg[8]_i_1_n_6\,
      O(0) => \j_reg_133_reg[8]_i_1_n_7\,
      S(3 downto 0) => j_reg_133_reg(11 downto 8)
    );
\j_reg_133_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1440,
      D => \j_reg_133_reg[8]_i_1_n_6\,
      Q => j_reg_133_reg(9),
      R => \j_reg_133[0]_i_1_n_0\
    );
\last_blk_width_read_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => last_blk_width_c_dout(0),
      Q => last_blk_width_read_reg_746(3),
      R => '0'
    );
\localbuffer2_V_reg_1026[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => bLast_reg_782_pp0_iter8_reg,
      I1 => sub_ln674_8_reg_1021(3),
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(0),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(0),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(1),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(1),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(2),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(2),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(3),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(3),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(4),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(4),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(5),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(5),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(6),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(6),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer2_V_reg_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155(7),
      Q => \localbuffer2_V_reg_1026_reg[7]_0\(7),
      R => \localbuffer2_V_reg_1026[7]_i_1_n_0\
    );
\localbuffer_V_6_reg_1006[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lshr_ln674_3_reg_990(0),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      O => \localbuffer_V_6_reg_1006[0]_i_1_n_0\
    );
\localbuffer_V_6_reg_1006[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000700"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(0),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      I3 => lshr_ln674_3_reg_990(1),
      I4 => \localbuffer_V_6_reg_1006[3]_i_2_n_0\,
      O => localbuffer_V_6_fu_612_p1(1)
    );
\localbuffer_V_6_reg_1006[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004CCCCCCC"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I1 => lshr_ln674_3_reg_990(2),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      I3 => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      I4 => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      I5 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      O => localbuffer_V_6_fu_612_p1(2)
    );
\localbuffer_V_6_reg_1006[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(0),
      I3 => lshr_ln674_3_reg_990(3),
      I4 => \localbuffer_V_6_reg_1006[3]_i_2_n_0\,
      O => localbuffer_V_6_fu_612_p1(3)
    );
\localbuffer_V_6_reg_1006[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      I3 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      O => \localbuffer_V_6_reg_1006[3]_i_2_n_0\
    );
\localbuffer_V_6_reg_1006[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      I3 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      I4 => lshr_ln674_3_reg_990(4),
      O => localbuffer_V_6_fu_612_p1(4)
    );
\localbuffer_V_6_reg_1006[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444444"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      I1 => lshr_ln674_3_reg_990(5),
      I2 => \localbuffer_V_6_reg_1006[7]_i_3_n_0\,
      I3 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I4 => sub_ln674_7_reg_954_pp0_iter6_reg(0),
      I5 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      O => localbuffer_V_6_fu_612_p1(5)
    );
\localbuffer_V_6_reg_1006[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFF0000"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      I3 => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      I4 => lshr_ln674_3_reg_990(6),
      I5 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      O => localbuffer_V_6_fu_612_p1(6)
    );
\localbuffer_V_6_reg_1006[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter6_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter6_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => localbuffer_V_6_reg_10060
    );
\localbuffer_V_6_reg_1006[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      I2 => sub_ln674_7_reg_954_pp0_iter6_reg(0),
      I3 => \localbuffer_V_6_reg_1006[7]_i_3_n_0\,
      I4 => lshr_ln674_3_reg_990(7),
      I5 => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      O => localbuffer_V_6_fu_612_p1(7)
    );
\localbuffer_V_6_reg_1006[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      I1 => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      O => \localbuffer_V_6_reg_1006[7]_i_3_n_0\
    );
\localbuffer_V_6_reg_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => \localbuffer_V_6_reg_1006[0]_i_1_n_0\,
      Q => localbuffer_V_6_reg_1006(0),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(1),
      Q => localbuffer_V_6_reg_1006(1),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(2),
      Q => localbuffer_V_6_reg_1006(2),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(3),
      Q => localbuffer_V_6_reg_1006(3),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(4),
      Q => localbuffer_V_6_reg_1006(4),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(5),
      Q => localbuffer_V_6_reg_1006(5),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(6),
      Q => localbuffer_V_6_reg_1006(6),
      R => '0'
    );
\localbuffer_V_6_reg_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_6_reg_10060,
      D => localbuffer_V_6_fu_612_p1(7),
      Q => localbuffer_V_6_reg_1006(7),
      R => '0'
    );
lshr_32ns_6ns_32_2_1_U41: entity work.base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1
     port map (
      D(7 downto 0) => grp_fu_506_p2(7 downto 0),
      Q(31 downto 0) => select_ln674_1_reg_904(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_array_reg[0][0]_0\(5 downto 0) => select_ln674_2_reg_909(5 downto 0),
      p_8_in => p_8_in
    );
lshr_32ns_6ns_32_2_1_U42: entity work.base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36
     port map (
      D(7 downto 0) => grp_fu_547_p2(7 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n_inv => ap_rst_n_inv,
      \din1_cast_array_reg[0][2]_0\ => ap_enable_reg_pp0_iter10_reg_n_0,
      \dout_array_reg[0][0]_0\(5 downto 0) => select_ln674_5_reg_949(5 downto 0),
      \dout_array_reg[0][7]_0\(31 downto 0) => select_ln674_4_reg_944(31 downto 0),
      icmp_ln1073_reg_778_pp0_iter2_reg => icmp_ln1073_reg_778_pp0_iter2_reg,
      \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0]\ => lshr_32ns_6ns_32_2_1_U42_n_2,
      icmp_ln1084_reg_813 => icmp_ln1084_reg_813,
      icmp_ln1104_reg_790_pp0_iter9_reg => icmp_ln1104_reg_790_pp0_iter9_reg,
      \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0\ => lshr_32ns_6ns_32_2_1_U42_n_1,
      in_mat_data_full_n => in_mat_data_full_n,
      ldata_empty_n => ldata_empty_n,
      p_8_in => p_8_in
    );
\lshr_ln674_3_reg_990[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter5_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter5_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => lshr_ln674_3_reg_9900
    );
\lshr_ln674_3_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(0),
      Q => lshr_ln674_3_reg_990(0),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(1),
      Q => lshr_ln674_3_reg_990(1),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(2),
      Q => lshr_ln674_3_reg_990(2),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(3),
      Q => lshr_ln674_3_reg_990(3),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(4),
      Q => lshr_ln674_3_reg_990(4),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(5),
      Q => lshr_ln674_3_reg_990(5),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(6),
      Q => lshr_ln674_3_reg_990(6),
      R => '0'
    );
\lshr_ln674_3_reg_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_3_reg_9900,
      D => grp_fu_547_p2(7),
      Q => lshr_ln674_3_reg_990(7),
      R => '0'
    );
\lshr_ln674_reg_980[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter4_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter4_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => icmp_ln1085_reg_889_pp0_iter4_reg,
      O => lshr_ln674_reg_9800
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(0),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(0),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(1),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(1),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(2),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(2),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(3),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(3),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(4),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(4),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(5),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(5),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(6),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(6),
      R => '0'
    );
\lshr_ln674_reg_980_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lshr_ln674_reg_980(7),
      Q => lshr_ln674_reg_980_pp0_iter6_reg(7),
      R => '0'
    );
\lshr_ln674_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(0),
      Q => lshr_ln674_reg_980(0),
      R => '0'
    );
\lshr_ln674_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(1),
      Q => lshr_ln674_reg_980(1),
      R => '0'
    );
\lshr_ln674_reg_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(2),
      Q => lshr_ln674_reg_980(2),
      R => '0'
    );
\lshr_ln674_reg_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(3),
      Q => lshr_ln674_reg_980(3),
      R => '0'
    );
\lshr_ln674_reg_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(4),
      Q => lshr_ln674_reg_980(4),
      R => '0'
    );
\lshr_ln674_reg_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(5),
      Q => lshr_ln674_reg_980(5),
      R => '0'
    );
\lshr_ln674_reg_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(6),
      Q => lshr_ln674_reg_980(6),
      R => '0'
    );
\lshr_ln674_reg_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_9800,
      D => grp_fu_506_p2(7),
      Q => lshr_ln674_reg_980(7),
      R => '0'
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_0,
      I1 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I2 => Q(1),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I4 => in_mat_data_full_n,
      O => ap_enable_reg_pp0_iter10_reg_0
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axistream2matstream_u0_last_blk_width_read\,
      I1 => shiftReg_ce,
      O => E(0)
    );
mul_32s_32s_32_7_1_U40: entity work.base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1
     port map (
      D(31 downto 0) => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg\(31 downto 0),
      Q(0) => ap_CS_fsm_state1,
      \a_reg0_reg[31]\(14 downto 0) => cols_bound_per_npc_read_reg_739(31 downto 17),
      ap_clk => ap_clk,
      buff1_reg(16 downto 0) => \cols_bound_per_npc_read_reg_739_reg[31]_0\(16 downto 0),
      buff2_reg(31 downto 0) => rows_read_reg_734(31 downto 0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
\p_Val2_load_reg_876[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => p_Val2_load_reg_8760
    );
\p_Val2_load_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(0),
      Q => p_Val2_load_reg_876(0),
      R => '0'
    );
\p_Val2_load_reg_876_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(10),
      Q => p_Val2_load_reg_876(10),
      R => '0'
    );
\p_Val2_load_reg_876_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(11),
      Q => p_Val2_load_reg_876(11),
      R => '0'
    );
\p_Val2_load_reg_876_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(12),
      Q => p_Val2_load_reg_876(12),
      R => '0'
    );
\p_Val2_load_reg_876_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(13),
      Q => p_Val2_load_reg_876(13),
      R => '0'
    );
\p_Val2_load_reg_876_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(14),
      Q => p_Val2_load_reg_876(14),
      R => '0'
    );
\p_Val2_load_reg_876_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(15),
      Q => p_Val2_load_reg_876(15),
      R => '0'
    );
\p_Val2_load_reg_876_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(16),
      Q => p_Val2_load_reg_876(16),
      R => '0'
    );
\p_Val2_load_reg_876_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(17),
      Q => p_Val2_load_reg_876(17),
      R => '0'
    );
\p_Val2_load_reg_876_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(18),
      Q => p_Val2_load_reg_876(18),
      R => '0'
    );
\p_Val2_load_reg_876_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(19),
      Q => p_Val2_load_reg_876(19),
      R => '0'
    );
\p_Val2_load_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(1),
      Q => p_Val2_load_reg_876(1),
      R => '0'
    );
\p_Val2_load_reg_876_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(20),
      Q => p_Val2_load_reg_876(20),
      R => '0'
    );
\p_Val2_load_reg_876_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(21),
      Q => p_Val2_load_reg_876(21),
      R => '0'
    );
\p_Val2_load_reg_876_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(22),
      Q => p_Val2_load_reg_876(22),
      R => '0'
    );
\p_Val2_load_reg_876_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(23),
      Q => p_Val2_load_reg_876(23),
      R => '0'
    );
\p_Val2_load_reg_876_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(24),
      Q => p_Val2_load_reg_876(24),
      R => '0'
    );
\p_Val2_load_reg_876_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(25),
      Q => p_Val2_load_reg_876(25),
      R => '0'
    );
\p_Val2_load_reg_876_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(26),
      Q => p_Val2_load_reg_876(26),
      R => '0'
    );
\p_Val2_load_reg_876_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(27),
      Q => p_Val2_load_reg_876(27),
      R => '0'
    );
\p_Val2_load_reg_876_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(28),
      Q => p_Val2_load_reg_876(28),
      R => '0'
    );
\p_Val2_load_reg_876_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(29),
      Q => p_Val2_load_reg_876(29),
      R => '0'
    );
\p_Val2_load_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(2),
      Q => p_Val2_load_reg_876(2),
      R => '0'
    );
\p_Val2_load_reg_876_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(30),
      Q => p_Val2_load_reg_876(30),
      R => '0'
    );
\p_Val2_load_reg_876_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(31),
      Q => p_Val2_load_reg_876(31),
      R => '0'
    );
\p_Val2_load_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(3),
      Q => p_Val2_load_reg_876(3),
      R => '0'
    );
\p_Val2_load_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(4),
      Q => p_Val2_load_reg_876(4),
      R => '0'
    );
\p_Val2_load_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(5),
      Q => p_Val2_load_reg_876(5),
      R => '0'
    );
\p_Val2_load_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(6),
      Q => p_Val2_load_reg_876(6),
      R => '0'
    );
\p_Val2_load_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(7),
      Q => p_Val2_load_reg_876(7),
      R => '0'
    );
\p_Val2_load_reg_876_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(8),
      Q => p_Val2_load_reg_876(8),
      R => '0'
    );
\p_Val2_load_reg_876_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_8760,
      D => p_Val2_s_fu_98(9),
      Q => p_Val2_load_reg_876(9),
      R => '0'
    );
\p_Val2_s_fu_98[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => ldata_empty_n,
      I2 => in_mat_data_full_n,
      I3 => ap_enable_reg_pp0_iter10_reg_n_0,
      I4 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I5 => lshr_32ns_6ns_32_2_1_U42_n_2,
      O => p_Val2_s_fu_980
    );
\p_Val2_s_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(0),
      Q => p_Val2_s_fu_98(0),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(10),
      Q => p_Val2_s_fu_98(10),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(11),
      Q => p_Val2_s_fu_98(11),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(12),
      Q => p_Val2_s_fu_98(12),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(13),
      Q => p_Val2_s_fu_98(13),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(14),
      Q => p_Val2_s_fu_98(14),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(15),
      Q => p_Val2_s_fu_98(15),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(16),
      Q => p_Val2_s_fu_98(16),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(17),
      Q => p_Val2_s_fu_98(17),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(18),
      Q => p_Val2_s_fu_98(18),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(19),
      Q => p_Val2_s_fu_98(19),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(1),
      Q => p_Val2_s_fu_98(1),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(20),
      Q => p_Val2_s_fu_98(20),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(21),
      Q => p_Val2_s_fu_98(21),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(22),
      Q => p_Val2_s_fu_98(22),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(23),
      Q => p_Val2_s_fu_98(23),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(24),
      Q => p_Val2_s_fu_98(24),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(25),
      Q => p_Val2_s_fu_98(25),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(26),
      Q => p_Val2_s_fu_98(26),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(27),
      Q => p_Val2_s_fu_98(27),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(28),
      Q => p_Val2_s_fu_98(28),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(29),
      Q => p_Val2_s_fu_98(29),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(2),
      Q => p_Val2_s_fu_98(2),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(30),
      Q => p_Val2_s_fu_98(30),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(31),
      Q => p_Val2_s_fu_98(31),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(3),
      Q => p_Val2_s_fu_98(3),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(4),
      Q => p_Val2_s_fu_98(4),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(5),
      Q => p_Val2_s_fu_98(5),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(6),
      Q => p_Val2_s_fu_98(6),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(7),
      Q => p_Val2_s_fu_98(7),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(8),
      Q => p_Val2_s_fu_98(8),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\p_Val2_s_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => D(9),
      Q => p_Val2_s_fu_98(9),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\ptr_width_minus_reg_799[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFAAAAAA"
    )
        port map (
      I0 => \ptr_width_minus_reg_799_reg_n_0_[4]\,
      I1 => sub4_i_reg_763(4),
      I2 => bLast_reg_782,
      I3 => icmp_ln1073_reg_778,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => \ptr_width_minus_reg_799[4]_i_1_n_0\
    );
\ptr_width_minus_reg_799[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0AAAAAA"
    )
        port map (
      I0 => \ptr_width_minus_reg_799_reg_n_0_[5]\,
      I1 => sub4_i_reg_763(5),
      I2 => bLast_reg_782,
      I3 => icmp_ln1073_reg_778,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => \ptr_width_minus_reg_799[5]_i_1_n_0\
    );
\ptr_width_minus_reg_799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ptr_width_minus_reg_799[4]_i_1_n_0\,
      Q => \ptr_width_minus_reg_799_reg_n_0_[4]\,
      R => '0'
    );
\ptr_width_minus_reg_799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ptr_width_minus_reg_799[5]_i_1_n_0\,
      Q => \ptr_width_minus_reg_799_reg_n_0_[5]\,
      R => '0'
    );
\rem_1_reg_871[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(10),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(10),
      I4 => rem_1_reg_871(10),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[10]_i_2_n_0\
    );
\rem_1_reg_871[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(9),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(9),
      I4 => rem_1_reg_871(9),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[10]_i_3_n_0\
    );
\rem_1_reg_871[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(8),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(8),
      I4 => rem_1_reg_871(8),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[10]_i_4_n_0\
    );
\rem_1_reg_871[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(7),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(7),
      I4 => rem_1_reg_871(7),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[10]_i_5_n_0\
    );
\rem_1_reg_871[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(14),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(14),
      I4 => rem_1_reg_871(14),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[14]_i_2_n_0\
    );
\rem_1_reg_871[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(13),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(13),
      I4 => rem_1_reg_871(13),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[14]_i_3_n_0\
    );
\rem_1_reg_871[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(12),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(12),
      I4 => rem_1_reg_871(12),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[14]_i_4_n_0\
    );
\rem_1_reg_871[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(11),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(11),
      I4 => rem_1_reg_871(11),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[14]_i_5_n_0\
    );
\rem_1_reg_871[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(18),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(18),
      I4 => rem_1_reg_871(18),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[18]_i_2_n_0\
    );
\rem_1_reg_871[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(17),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(17),
      I4 => rem_1_reg_871(17),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[18]_i_3_n_0\
    );
\rem_1_reg_871[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(16),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(16),
      I4 => rem_1_reg_871(16),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[18]_i_4_n_0\
    );
\rem_1_reg_871[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(15),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(15),
      I4 => rem_1_reg_871(15),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[18]_i_5_n_0\
    );
\rem_1_reg_871[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(1),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(1),
      I4 => rem_1_reg_871(1),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(1)
    );
\rem_1_reg_871[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(22),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(22),
      I4 => rem_1_reg_871(22),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[22]_i_2_n_0\
    );
\rem_1_reg_871[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(21),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(21),
      I4 => rem_1_reg_871(21),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[22]_i_3_n_0\
    );
\rem_1_reg_871[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(20),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(20),
      I4 => rem_1_reg_871(20),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[22]_i_4_n_0\
    );
\rem_1_reg_871[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(19),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(19),
      I4 => rem_1_reg_871(19),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[22]_i_5_n_0\
    );
\rem_1_reg_871[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(26),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(26),
      I4 => rem_1_reg_871(26),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[26]_i_2_n_0\
    );
\rem_1_reg_871[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(25),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(25),
      I4 => rem_1_reg_871(25),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[26]_i_3_n_0\
    );
\rem_1_reg_871[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(24),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(24),
      I4 => rem_1_reg_871(24),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[26]_i_4_n_0\
    );
\rem_1_reg_871[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(23),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(23),
      I4 => rem_1_reg_871(23),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[26]_i_5_n_0\
    );
\rem_1_reg_871[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(2),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(2),
      I4 => rem_1_reg_871(2),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(2)
    );
\rem_1_reg_871[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(30),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(30),
      I4 => rem_1_reg_871(30),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[30]_i_2_n_0\
    );
\rem_1_reg_871[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(29),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(29),
      I4 => rem_1_reg_871(29),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[30]_i_3_n_0\
    );
\rem_1_reg_871[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(28),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(28),
      I4 => rem_1_reg_871(28),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[30]_i_4_n_0\
    );
\rem_1_reg_871[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(27),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(27),
      I4 => rem_1_reg_871(27),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[30]_i_5_n_0\
    );
\rem_1_reg_871[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter1_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1084_fu_269_p2,
      O => add_ln1090_reg_8590
    );
\rem_1_reg_871[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(31),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(31),
      I4 => rem_1_reg_871(31),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[31]_i_3_n_0\
    );
\rem_1_reg_871[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"270027FFD8FFD800"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(3),
      I2 => rem_2_reg_841(3),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(3),
      I5 => \ptr_width_minus_reg_799_reg_n_0_[4]\,
      O => rem_1_fu_329_p2(3)
    );
\rem_1_reg_871[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(6),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(6),
      I4 => rem_1_reg_871(6),
      I5 => icmp_ln1084_reg_813,
      O => \rem_1_reg_871[6]_i_2_n_0\
    );
\rem_1_reg_871[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"270027FFD8FFD800"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(5),
      I2 => rem_2_reg_841(5),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(5),
      I5 => \ptr_width_minus_reg_799_reg_n_0_[5]\,
      O => \rem_1_reg_871[6]_i_3_n_0\
    );
\rem_1_reg_871[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"270027FFD8FFD800"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(4),
      I2 => rem_2_reg_841(4),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(4),
      I5 => \ptr_width_minus_reg_799_reg_n_0_[4]\,
      O => \rem_1_reg_871[6]_i_4_n_0\
    );
\rem_1_reg_871[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"270027FFD8FFD800"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(3),
      I2 => rem_2_reg_841(3),
      I3 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I4 => rem_fu_94(3),
      I5 => \ptr_width_minus_reg_799_reg_n_0_[4]\,
      O => \rem_1_reg_871[6]_i_5_n_0\
    );
\rem_1_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => ap_sig_allocacmp_rem_load(0),
      Q => rem_1_reg_871(0),
      R => '0'
    );
\rem_1_reg_871_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(10),
      Q => rem_1_reg_871(10),
      R => '0'
    );
\rem_1_reg_871_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[6]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[10]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[10]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[10]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(10 downto 7),
      S(3) => \rem_1_reg_871[10]_i_2_n_0\,
      S(2) => \rem_1_reg_871[10]_i_3_n_0\,
      S(1) => \rem_1_reg_871[10]_i_4_n_0\,
      S(0) => \rem_1_reg_871[10]_i_5_n_0\
    );
\rem_1_reg_871_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(11),
      Q => rem_1_reg_871(11),
      R => '0'
    );
\rem_1_reg_871_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(12),
      Q => rem_1_reg_871(12),
      R => '0'
    );
\rem_1_reg_871_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(13),
      Q => rem_1_reg_871(13),
      R => '0'
    );
\rem_1_reg_871_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(14),
      Q => rem_1_reg_871(14),
      R => '0'
    );
\rem_1_reg_871_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[10]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[14]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[14]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[14]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(14 downto 11),
      S(3) => \rem_1_reg_871[14]_i_2_n_0\,
      S(2) => \rem_1_reg_871[14]_i_3_n_0\,
      S(1) => \rem_1_reg_871[14]_i_4_n_0\,
      S(0) => \rem_1_reg_871[14]_i_5_n_0\
    );
\rem_1_reg_871_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(15),
      Q => rem_1_reg_871(15),
      R => '0'
    );
\rem_1_reg_871_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(16),
      Q => rem_1_reg_871(16),
      R => '0'
    );
\rem_1_reg_871_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(17),
      Q => rem_1_reg_871(17),
      R => '0'
    );
\rem_1_reg_871_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(18),
      Q => rem_1_reg_871(18),
      R => '0'
    );
\rem_1_reg_871_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[14]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[18]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[18]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[18]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(18 downto 15),
      S(3) => \rem_1_reg_871[18]_i_2_n_0\,
      S(2) => \rem_1_reg_871[18]_i_3_n_0\,
      S(1) => \rem_1_reg_871[18]_i_4_n_0\,
      S(0) => \rem_1_reg_871[18]_i_5_n_0\
    );
\rem_1_reg_871_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(19),
      Q => rem_1_reg_871(19),
      R => '0'
    );
\rem_1_reg_871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => ap_sig_allocacmp_rem_load(1),
      Q => rem_1_reg_871(1),
      R => '0'
    );
\rem_1_reg_871_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(20),
      Q => rem_1_reg_871(20),
      R => '0'
    );
\rem_1_reg_871_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(21),
      Q => rem_1_reg_871(21),
      R => '0'
    );
\rem_1_reg_871_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(22),
      Q => rem_1_reg_871(22),
      R => '0'
    );
\rem_1_reg_871_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[18]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[22]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[22]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[22]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(22 downto 19),
      S(3) => \rem_1_reg_871[22]_i_2_n_0\,
      S(2) => \rem_1_reg_871[22]_i_3_n_0\,
      S(1) => \rem_1_reg_871[22]_i_4_n_0\,
      S(0) => \rem_1_reg_871[22]_i_5_n_0\
    );
\rem_1_reg_871_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(23),
      Q => rem_1_reg_871(23),
      R => '0'
    );
\rem_1_reg_871_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(24),
      Q => rem_1_reg_871(24),
      R => '0'
    );
\rem_1_reg_871_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(25),
      Q => rem_1_reg_871(25),
      R => '0'
    );
\rem_1_reg_871_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(26),
      Q => rem_1_reg_871(26),
      R => '0'
    );
\rem_1_reg_871_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[22]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[26]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[26]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[26]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(26 downto 23),
      S(3) => \rem_1_reg_871[26]_i_2_n_0\,
      S(2) => \rem_1_reg_871[26]_i_3_n_0\,
      S(1) => \rem_1_reg_871[26]_i_4_n_0\,
      S(0) => \rem_1_reg_871[26]_i_5_n_0\
    );
\rem_1_reg_871_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(27),
      Q => rem_1_reg_871(27),
      R => '0'
    );
\rem_1_reg_871_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(28),
      Q => rem_1_reg_871(28),
      R => '0'
    );
\rem_1_reg_871_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(29),
      Q => rem_1_reg_871(29),
      R => '0'
    );
\rem_1_reg_871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => ap_sig_allocacmp_rem_load(2),
      Q => rem_1_reg_871(2),
      R => '0'
    );
\rem_1_reg_871_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(30),
      Q => rem_1_reg_871(30),
      R => '0'
    );
\rem_1_reg_871_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[26]_i_1_n_0\,
      CO(3) => \rem_1_reg_871_reg[30]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[30]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[30]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rem_1_fu_329_p2(30 downto 27),
      S(3) => \rem_1_reg_871[30]_i_2_n_0\,
      S(2) => \rem_1_reg_871[30]_i_3_n_0\,
      S(1) => \rem_1_reg_871[30]_i_4_n_0\,
      S(0) => \rem_1_reg_871[30]_i_5_n_0\
    );
\rem_1_reg_871_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(31),
      Q => rem_1_reg_871(31),
      R => '0'
    );
\rem_1_reg_871_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_1_reg_871_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_rem_1_reg_871_reg[31]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rem_1_reg_871_reg[31]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => rem_1_fu_329_p2(31),
      S(3 downto 1) => B"000",
      S(0) => \rem_1_reg_871[31]_i_3_n_0\
    );
\rem_1_reg_871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(3),
      Q => rem_1_reg_871(3),
      R => '0'
    );
\rem_1_reg_871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(4),
      Q => rem_1_reg_871(4),
      R => '0'
    );
\rem_1_reg_871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(5),
      Q => rem_1_reg_871(5),
      R => '0'
    );
\rem_1_reg_871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(6),
      Q => rem_1_reg_871(6),
      R => '0'
    );
\rem_1_reg_871_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rem_1_reg_871_reg[6]_i_1_n_0\,
      CO(2) => \rem_1_reg_871_reg[6]_i_1_n_1\,
      CO(1) => \rem_1_reg_871_reg[6]_i_1_n_2\,
      CO(0) => \rem_1_reg_871_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_sig_allocacmp_rem_load(5 downto 3),
      O(3 downto 1) => rem_1_fu_329_p2(6 downto 4),
      O(0) => \NLW_rem_1_reg_871_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \rem_1_reg_871[6]_i_2_n_0\,
      S(2) => \rem_1_reg_871[6]_i_3_n_0\,
      S(1) => \rem_1_reg_871[6]_i_4_n_0\,
      S(0) => \rem_1_reg_871[6]_i_5_n_0\
    );
\rem_1_reg_871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(7),
      Q => rem_1_reg_871(7),
      R => '0'
    );
\rem_1_reg_871_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(8),
      Q => rem_1_reg_871(8),
      R => '0'
    );
\rem_1_reg_871_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => rem_1_fu_329_p2(9),
      Q => rem_1_reg_871(9),
      R => '0'
    );
\rem_2_reg_841[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(11),
      I2 => rem_2_reg_841(11),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(11),
      O => \rem_2_reg_841[11]_i_2_n_0\
    );
\rem_2_reg_841[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(10),
      I2 => rem_2_reg_841(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(10),
      O => \rem_2_reg_841[11]_i_3_n_0\
    );
\rem_2_reg_841[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(9),
      I2 => rem_2_reg_841(9),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(9),
      O => \rem_2_reg_841[11]_i_4_n_0\
    );
\rem_2_reg_841[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(8),
      I2 => rem_2_reg_841(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(8),
      O => \rem_2_reg_841[11]_i_5_n_0\
    );
\rem_2_reg_841[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(15),
      I2 => rem_2_reg_841(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(15),
      O => \rem_2_reg_841[15]_i_2_n_0\
    );
\rem_2_reg_841[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(14),
      I2 => rem_2_reg_841(14),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(14),
      O => \rem_2_reg_841[15]_i_3_n_0\
    );
\rem_2_reg_841[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(13),
      I2 => rem_2_reg_841(13),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(13),
      O => \rem_2_reg_841[15]_i_4_n_0\
    );
\rem_2_reg_841[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(12),
      I2 => rem_2_reg_841(12),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(12),
      O => \rem_2_reg_841[15]_i_5_n_0\
    );
\rem_2_reg_841[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(19),
      I2 => rem_2_reg_841(19),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(19),
      O => \rem_2_reg_841[19]_i_2_n_0\
    );
\rem_2_reg_841[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(18),
      I2 => rem_2_reg_841(18),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(18),
      O => \rem_2_reg_841[19]_i_3_n_0\
    );
\rem_2_reg_841[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(17),
      I2 => rem_2_reg_841(17),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(17),
      O => \rem_2_reg_841[19]_i_4_n_0\
    );
\rem_2_reg_841[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(16),
      I2 => rem_2_reg_841(16),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(16),
      O => \rem_2_reg_841[19]_i_5_n_0\
    );
\rem_2_reg_841[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(23),
      I2 => rem_2_reg_841(23),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(23),
      O => \rem_2_reg_841[23]_i_2_n_0\
    );
\rem_2_reg_841[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(22),
      I2 => rem_2_reg_841(22),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(22),
      O => \rem_2_reg_841[23]_i_3_n_0\
    );
\rem_2_reg_841[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(21),
      I2 => rem_2_reg_841(21),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(21),
      O => \rem_2_reg_841[23]_i_4_n_0\
    );
\rem_2_reg_841[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(20),
      I2 => rem_2_reg_841(20),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(20),
      O => \rem_2_reg_841[23]_i_5_n_0\
    );
\rem_2_reg_841[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(27),
      I2 => rem_2_reg_841(27),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(27),
      O => \rem_2_reg_841[27]_i_2_n_0\
    );
\rem_2_reg_841[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(26),
      I2 => rem_2_reg_841(26),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(26),
      O => \rem_2_reg_841[27]_i_3_n_0\
    );
\rem_2_reg_841[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(25),
      I2 => rem_2_reg_841(25),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(25),
      O => \rem_2_reg_841[27]_i_4_n_0\
    );
\rem_2_reg_841[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(24),
      I2 => rem_2_reg_841(24),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(24),
      O => \rem_2_reg_841[27]_i_5_n_0\
    );
\rem_2_reg_841[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter1_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1084_fu_269_p2,
      O => rem_2_reg_8410
    );
\rem_2_reg_841[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(31),
      I2 => rem_2_reg_841(31),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(31),
      O => \rem_2_reg_841[31]_i_3_n_0\
    );
\rem_2_reg_841[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(30),
      I2 => rem_2_reg_841(30),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(30),
      O => \rem_2_reg_841[31]_i_4_n_0\
    );
\rem_2_reg_841[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(29),
      I2 => rem_2_reg_841(29),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(29),
      O => \rem_2_reg_841[31]_i_5_n_0\
    );
\rem_2_reg_841[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(28),
      I2 => rem_2_reg_841(28),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(28),
      O => \rem_2_reg_841[31]_i_6_n_0\
    );
\rem_2_reg_841[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => ap_sig_allocacmp_rem_load(3),
      I1 => bLast_reg_782_pp0_iter1_reg,
      I2 => last_blk_width_read_reg_746(3),
      O => \rem_2_reg_841[3]_i_2_n_0\
    );
\rem_2_reg_841[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(2),
      I2 => rem_2_reg_841(2),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(2),
      O => \rem_2_reg_841[3]_i_3_n_0\
    );
\rem_2_reg_841[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(1),
      I2 => rem_2_reg_841(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(1),
      O => \rem_2_reg_841[3]_i_4_n_0\
    );
\rem_2_reg_841[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515D5D5D515D5"
    )
        port map (
      I0 => rem_fu_94(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I3 => rem_2_reg_841(0),
      I4 => icmp_ln1084_reg_813,
      I5 => rem_1_reg_871(0),
      O => \rem_2_reg_841[3]_i_5_n_0\
    );
\rem_2_reg_841[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(7),
      I2 => rem_2_reg_841(7),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(7),
      O => \rem_2_reg_841[7]_i_2_n_0\
    );
\rem_2_reg_841[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(6),
      I2 => rem_2_reg_841(6),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(6),
      O => \rem_2_reg_841[7]_i_3_n_0\
    );
\rem_2_reg_841[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(5),
      I2 => rem_2_reg_841(5),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(5),
      O => \rem_2_reg_841[7]_i_4_n_0\
    );
\rem_2_reg_841[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(4),
      I2 => rem_2_reg_841(4),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(4),
      O => \rem_2_reg_841[7]_i_5_n_0\
    );
\rem_2_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(0),
      Q => rem_2_reg_841(0),
      R => '0'
    );
\rem_2_reg_841_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(10),
      Q => rem_2_reg_841(10),
      R => '0'
    );
\rem_2_reg_841_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(11),
      Q => rem_2_reg_841(11),
      R => '0'
    );
\rem_2_reg_841_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[7]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[11]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[11]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[11]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(11 downto 8),
      O(3 downto 0) => rem_2_fu_299_p2(11 downto 8),
      S(3) => \rem_2_reg_841[11]_i_2_n_0\,
      S(2) => \rem_2_reg_841[11]_i_3_n_0\,
      S(1) => \rem_2_reg_841[11]_i_4_n_0\,
      S(0) => \rem_2_reg_841[11]_i_5_n_0\
    );
\rem_2_reg_841_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(12),
      Q => rem_2_reg_841(12),
      R => '0'
    );
\rem_2_reg_841_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(13),
      Q => rem_2_reg_841(13),
      R => '0'
    );
\rem_2_reg_841_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(14),
      Q => rem_2_reg_841(14),
      R => '0'
    );
\rem_2_reg_841_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(15),
      Q => rem_2_reg_841(15),
      R => '0'
    );
\rem_2_reg_841_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[11]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[15]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[15]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[15]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(15 downto 12),
      O(3 downto 0) => rem_2_fu_299_p2(15 downto 12),
      S(3) => \rem_2_reg_841[15]_i_2_n_0\,
      S(2) => \rem_2_reg_841[15]_i_3_n_0\,
      S(1) => \rem_2_reg_841[15]_i_4_n_0\,
      S(0) => \rem_2_reg_841[15]_i_5_n_0\
    );
\rem_2_reg_841_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(16),
      Q => rem_2_reg_841(16),
      R => '0'
    );
\rem_2_reg_841_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(17),
      Q => rem_2_reg_841(17),
      R => '0'
    );
\rem_2_reg_841_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(18),
      Q => rem_2_reg_841(18),
      R => '0'
    );
\rem_2_reg_841_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(19),
      Q => rem_2_reg_841(19),
      R => '0'
    );
\rem_2_reg_841_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[15]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[19]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[19]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[19]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(19 downto 16),
      O(3 downto 0) => rem_2_fu_299_p2(19 downto 16),
      S(3) => \rem_2_reg_841[19]_i_2_n_0\,
      S(2) => \rem_2_reg_841[19]_i_3_n_0\,
      S(1) => \rem_2_reg_841[19]_i_4_n_0\,
      S(0) => \rem_2_reg_841[19]_i_5_n_0\
    );
\rem_2_reg_841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(1),
      Q => rem_2_reg_841(1),
      R => '0'
    );
\rem_2_reg_841_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(20),
      Q => rem_2_reg_841(20),
      R => '0'
    );
\rem_2_reg_841_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(21),
      Q => rem_2_reg_841(21),
      R => '0'
    );
\rem_2_reg_841_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(22),
      Q => rem_2_reg_841(22),
      R => '0'
    );
\rem_2_reg_841_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(23),
      Q => rem_2_reg_841(23),
      R => '0'
    );
\rem_2_reg_841_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[19]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[23]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[23]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[23]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(23 downto 20),
      O(3 downto 0) => rem_2_fu_299_p2(23 downto 20),
      S(3) => \rem_2_reg_841[23]_i_2_n_0\,
      S(2) => \rem_2_reg_841[23]_i_3_n_0\,
      S(1) => \rem_2_reg_841[23]_i_4_n_0\,
      S(0) => \rem_2_reg_841[23]_i_5_n_0\
    );
\rem_2_reg_841_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(24),
      Q => rem_2_reg_841(24),
      R => '0'
    );
\rem_2_reg_841_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(25),
      Q => rem_2_reg_841(25),
      R => '0'
    );
\rem_2_reg_841_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(26),
      Q => rem_2_reg_841(26),
      R => '0'
    );
\rem_2_reg_841_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(27),
      Q => rem_2_reg_841(27),
      R => '0'
    );
\rem_2_reg_841_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[23]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[27]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[27]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[27]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(27 downto 24),
      O(3 downto 0) => rem_2_fu_299_p2(27 downto 24),
      S(3) => \rem_2_reg_841[27]_i_2_n_0\,
      S(2) => \rem_2_reg_841[27]_i_3_n_0\,
      S(1) => \rem_2_reg_841[27]_i_4_n_0\,
      S(0) => \rem_2_reg_841[27]_i_5_n_0\
    );
\rem_2_reg_841_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(28),
      Q => rem_2_reg_841(28),
      R => '0'
    );
\rem_2_reg_841_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(29),
      Q => rem_2_reg_841(29),
      R => '0'
    );
\rem_2_reg_841_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(2),
      Q => rem_2_reg_841(2),
      R => '0'
    );
\rem_2_reg_841_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(30),
      Q => rem_2_reg_841(30),
      R => '0'
    );
\rem_2_reg_841_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(31),
      Q => rem_2_reg_841(31),
      R => '0'
    );
\rem_2_reg_841_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[27]_i_1_n_0\,
      CO(3) => \NLW_rem_2_reg_841_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \rem_2_reg_841_reg[31]_i_2_n_1\,
      CO(1) => \rem_2_reg_841_reg[31]_i_2_n_2\,
      CO(0) => \rem_2_reg_841_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_sig_allocacmp_rem_load(30 downto 28),
      O(3 downto 0) => rem_2_fu_299_p2(31 downto 28),
      S(3) => \rem_2_reg_841[31]_i_3_n_0\,
      S(2) => \rem_2_reg_841[31]_i_4_n_0\,
      S(1) => \rem_2_reg_841[31]_i_5_n_0\,
      S(0) => \rem_2_reg_841[31]_i_6_n_0\
    );
\rem_2_reg_841_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(3),
      Q => rem_2_reg_841(3),
      R => '0'
    );
\rem_2_reg_841_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rem_2_reg_841_reg[3]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[3]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[3]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(3 downto 0),
      O(3 downto 0) => rem_2_fu_299_p2(3 downto 0),
      S(3) => \rem_2_reg_841[3]_i_2_n_0\,
      S(2) => \rem_2_reg_841[3]_i_3_n_0\,
      S(1) => \rem_2_reg_841[3]_i_4_n_0\,
      S(0) => \rem_2_reg_841[3]_i_5_n_0\
    );
\rem_2_reg_841_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(4),
      Q => rem_2_reg_841(4),
      R => '0'
    );
\rem_2_reg_841_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(5),
      Q => rem_2_reg_841(5),
      R => '0'
    );
\rem_2_reg_841_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(6),
      Q => rem_2_reg_841(6),
      R => '0'
    );
\rem_2_reg_841_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(7),
      Q => rem_2_reg_841(7),
      R => '0'
    );
\rem_2_reg_841_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rem_2_reg_841_reg[3]_i_1_n_0\,
      CO(3) => \rem_2_reg_841_reg[7]_i_1_n_0\,
      CO(2) => \rem_2_reg_841_reg[7]_i_1_n_1\,
      CO(1) => \rem_2_reg_841_reg[7]_i_1_n_2\,
      CO(0) => \rem_2_reg_841_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_rem_load(7 downto 4),
      O(3 downto 0) => rem_2_fu_299_p2(7 downto 4),
      S(3) => \rem_2_reg_841[7]_i_2_n_0\,
      S(2) => \rem_2_reg_841[7]_i_3_n_0\,
      S(1) => \rem_2_reg_841[7]_i_4_n_0\,
      S(0) => \rem_2_reg_841[7]_i_5_n_0\
    );
\rem_2_reg_841_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(8),
      Q => rem_2_reg_841(8),
      R => '0'
    );
\rem_2_reg_841_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => rem_2_fu_299_p2(9),
      Q => rem_2_reg_841(9),
      R => '0'
    );
\rem_fu_94[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(0),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(0),
      O => \rem_fu_94[0]_i_1_n_0\
    );
\rem_fu_94[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(10),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(10),
      O => \rem_fu_94[10]_i_1_n_0\
    );
\rem_fu_94[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(11),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(11),
      O => \rem_fu_94[11]_i_1_n_0\
    );
\rem_fu_94[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(12),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(12),
      O => \rem_fu_94[12]_i_1_n_0\
    );
\rem_fu_94[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(13),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(13),
      O => \rem_fu_94[13]_i_1_n_0\
    );
\rem_fu_94[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(14),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(14),
      O => \rem_fu_94[14]_i_1_n_0\
    );
\rem_fu_94[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(15),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(15),
      O => \rem_fu_94[15]_i_1_n_0\
    );
\rem_fu_94[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(16),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(16),
      O => \rem_fu_94[16]_i_1_n_0\
    );
\rem_fu_94[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(17),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(17),
      O => \rem_fu_94[17]_i_1_n_0\
    );
\rem_fu_94[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(18),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(18),
      O => \rem_fu_94[18]_i_1_n_0\
    );
\rem_fu_94[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(19),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(19),
      O => \rem_fu_94[19]_i_1_n_0\
    );
\rem_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(1),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(1),
      O => \rem_fu_94[1]_i_1_n_0\
    );
\rem_fu_94[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(20),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(20),
      O => \rem_fu_94[20]_i_1_n_0\
    );
\rem_fu_94[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(21),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(21),
      O => \rem_fu_94[21]_i_1_n_0\
    );
\rem_fu_94[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(22),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(22),
      O => \rem_fu_94[22]_i_1_n_0\
    );
\rem_fu_94[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(23),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(23),
      O => \rem_fu_94[23]_i_1_n_0\
    );
\rem_fu_94[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(24),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(24),
      O => \rem_fu_94[24]_i_1_n_0\
    );
\rem_fu_94[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(25),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(25),
      O => \rem_fu_94[25]_i_1_n_0\
    );
\rem_fu_94[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(26),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(26),
      O => \rem_fu_94[26]_i_1_n_0\
    );
\rem_fu_94[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(27),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(27),
      O => \rem_fu_94[27]_i_1_n_0\
    );
\rem_fu_94[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(28),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(28),
      O => \rem_fu_94[28]_i_1_n_0\
    );
\rem_fu_94[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(29),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(29),
      O => \rem_fu_94[29]_i_1_n_0\
    );
\rem_fu_94[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(2),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(2),
      O => \rem_fu_94[2]_i_1_n_0\
    );
\rem_fu_94[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(30),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(30),
      O => \rem_fu_94[30]_i_1_n_0\
    );
\rem_fu_94[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => ap_CS_fsm_state1,
      I2 => cols_c16_empty_n,
      I3 => AxiStream2MatStream_U0_ap_start,
      I4 => rows_c15_empty_n,
      I5 => last_blk_width_c_empty_n,
      O => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A0000AA2AAA2A"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I1 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I2 => ap_enable_reg_pp0_iter10_reg_n_0,
      I3 => in_mat_data_full_n,
      I4 => ldata_empty_n,
      I5 => icmp_ln1084_reg_813,
      O => \rem_fu_94[31]_i_2_n_0\
    );
\rem_fu_94[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(31),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(31),
      O => \rem_fu_94[31]_i_3_n_0\
    );
\rem_fu_94[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFFFFFFFFFF"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_2,
      I1 => icmp_ln1104_reg_790_pp0_iter9_reg,
      I2 => ap_enable_reg_pp0_iter10_reg_n_0,
      I3 => in_mat_data_full_n,
      I4 => ldata_empty_n,
      I5 => icmp_ln1084_reg_813,
      O => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\
    );
\rem_fu_94[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(3),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(3),
      O => \rem_fu_94[3]_i_1_n_0\
    );
\rem_fu_94[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(4),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(4),
      O => \rem_fu_94[4]_i_1_n_0\
    );
\rem_fu_94[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(5),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(5),
      O => \rem_fu_94[5]_i_1_n_0\
    );
\rem_fu_94[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(6),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(6),
      O => \rem_fu_94[6]_i_1_n_0\
    );
\rem_fu_94[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(7),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(7),
      O => \rem_fu_94[7]_i_1_n_0\
    );
\rem_fu_94[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(8),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(8),
      O => \rem_fu_94[8]_i_1_n_0\
    );
\rem_fu_94[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rem_2_reg_841(9),
      I1 => \^icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\,
      I2 => rem_1_reg_871(9),
      O => \rem_fu_94[9]_i_1_n_0\
    );
\rem_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[0]_i_1_n_0\,
      Q => rem_fu_94(0),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[10]_i_1_n_0\,
      Q => rem_fu_94(10),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[11]_i_1_n_0\,
      Q => rem_fu_94(11),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[12]_i_1_n_0\,
      Q => rem_fu_94(12),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[13]_i_1_n_0\,
      Q => rem_fu_94(13),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[14]_i_1_n_0\,
      Q => rem_fu_94(14),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[15]_i_1_n_0\,
      Q => rem_fu_94(15),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[16]_i_1_n_0\,
      Q => rem_fu_94(16),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[17]_i_1_n_0\,
      Q => rem_fu_94(17),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[18]_i_1_n_0\,
      Q => rem_fu_94(18),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[19]_i_1_n_0\,
      Q => rem_fu_94(19),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[1]_i_1_n_0\,
      Q => rem_fu_94(1),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[20]_i_1_n_0\,
      Q => rem_fu_94(20),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[21]_i_1_n_0\,
      Q => rem_fu_94(21),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[22]_i_1_n_0\,
      Q => rem_fu_94(22),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[23]_i_1_n_0\,
      Q => rem_fu_94(23),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[24]_i_1_n_0\,
      Q => rem_fu_94(24),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[25]_i_1_n_0\,
      Q => rem_fu_94(25),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[26]_i_1_n_0\,
      Q => rem_fu_94(26),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[27]_i_1_n_0\,
      Q => rem_fu_94(27),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[28]_i_1_n_0\,
      Q => rem_fu_94(28),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[29]_i_1_n_0\,
      Q => rem_fu_94(29),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[2]_i_1_n_0\,
      Q => rem_fu_94(2),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[30]_i_1_n_0\,
      Q => rem_fu_94(30),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[31]_i_3_n_0\,
      Q => rem_fu_94(31),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[3]_i_1_n_0\,
      Q => rem_fu_94(3),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[4]_i_1_n_0\,
      Q => rem_fu_94(4),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[5]_i_1_n_0\,
      Q => rem_fu_94(5),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[6]_i_1_n_0\,
      Q => rem_fu_94(6),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[7]_i_1_n_0\,
      Q => rem_fu_94(7),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[8]_i_1_n_0\,
      Q => rem_fu_94(8),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rem_fu_94[31]_i_2_n_0\,
      D => \rem_fu_94[9]_i_1_n_0\,
      Q => rem_fu_94(9),
      R => \^axistream2matstream_u0_last_blk_width_read\
    );
\rem_load_reg_804[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => rem_1_reg_871(0),
      I1 => icmp_ln1084_reg_813,
      I2 => rem_2_reg_841(0),
      I3 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => rem_fu_94(0),
      O => ap_sig_allocacmp_rem_load(0)
    );
\rem_load_reg_804[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(10),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(10),
      I4 => rem_1_reg_871(10),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(10)
    );
\rem_load_reg_804[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(11),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(11),
      I4 => rem_1_reg_871(11),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(11)
    );
\rem_load_reg_804[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(12),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(12),
      I4 => rem_1_reg_871(12),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(12)
    );
\rem_load_reg_804[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(13),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(13),
      I4 => rem_1_reg_871(13),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(13)
    );
\rem_load_reg_804[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(14),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(14),
      I4 => rem_1_reg_871(14),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(14)
    );
\rem_load_reg_804[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(15),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(15),
      I4 => rem_1_reg_871(15),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(15)
    );
\rem_load_reg_804[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(16),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(16),
      I4 => rem_1_reg_871(16),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(16)
    );
\rem_load_reg_804[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(17),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(17),
      I4 => rem_1_reg_871(17),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(17)
    );
\rem_load_reg_804[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(18),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(18),
      I4 => rem_1_reg_871(18),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(18)
    );
\rem_load_reg_804[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(19),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(19),
      I4 => rem_1_reg_871(19),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(19)
    );
\rem_load_reg_804[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(20),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(20),
      I4 => rem_1_reg_871(20),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(20)
    );
\rem_load_reg_804[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(21),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(21),
      I4 => rem_1_reg_871(21),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(21)
    );
\rem_load_reg_804[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(22),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(22),
      I4 => rem_1_reg_871(22),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(22)
    );
\rem_load_reg_804[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(23),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(23),
      I4 => rem_1_reg_871(23),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(23)
    );
\rem_load_reg_804[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(24),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(24),
      I4 => rem_1_reg_871(24),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(24)
    );
\rem_load_reg_804[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(25),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(25),
      I4 => rem_1_reg_871(25),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(25)
    );
\rem_load_reg_804[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(26),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(26),
      I4 => rem_1_reg_871(26),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(26)
    );
\rem_load_reg_804[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(27),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(27),
      I4 => rem_1_reg_871(27),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(27)
    );
\rem_load_reg_804[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(28),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(28),
      I4 => rem_1_reg_871(28),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(28)
    );
\rem_load_reg_804[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(29),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(29),
      I4 => rem_1_reg_871(29),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(29)
    );
\rem_load_reg_804[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(30),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(30),
      I4 => rem_1_reg_871(30),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(30)
    );
\rem_load_reg_804[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(31),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(31),
      I4 => rem_1_reg_871(31),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(31)
    );
\rem_load_reg_804[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(3),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(3),
      I4 => rem_1_reg_871(3),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(3)
    );
\rem_load_reg_804[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(4),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(4),
      I4 => rem_1_reg_871(4),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(4)
    );
\rem_load_reg_804[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(5),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(5),
      I4 => rem_1_reg_871(5),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(5)
    );
\rem_load_reg_804[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(6),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(6),
      I4 => rem_1_reg_871(6),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(6)
    );
\rem_load_reg_804[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(7),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(7),
      I4 => rem_1_reg_871(7),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(7)
    );
\rem_load_reg_804[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(8),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(8),
      I4 => rem_1_reg_871(8),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(8)
    );
\rem_load_reg_804[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(9),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(9),
      I4 => rem_1_reg_871(9),
      I5 => icmp_ln1084_reg_813,
      O => ap_sig_allocacmp_rem_load(9)
    );
\rem_load_reg_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(0),
      Q => \rem_load_reg_804_reg_n_0_[0]\,
      R => '0'
    );
\rem_load_reg_804_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(10),
      Q => \rem_load_reg_804_reg_n_0_[10]\,
      R => '0'
    );
\rem_load_reg_804_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(11),
      Q => \rem_load_reg_804_reg_n_0_[11]\,
      R => '0'
    );
\rem_load_reg_804_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(12),
      Q => \rem_load_reg_804_reg_n_0_[12]\,
      R => '0'
    );
\rem_load_reg_804_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(13),
      Q => \rem_load_reg_804_reg_n_0_[13]\,
      R => '0'
    );
\rem_load_reg_804_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(14),
      Q => \rem_load_reg_804_reg_n_0_[14]\,
      R => '0'
    );
\rem_load_reg_804_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(15),
      Q => \rem_load_reg_804_reg_n_0_[15]\,
      R => '0'
    );
\rem_load_reg_804_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(16),
      Q => \rem_load_reg_804_reg_n_0_[16]\,
      R => '0'
    );
\rem_load_reg_804_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(17),
      Q => \rem_load_reg_804_reg_n_0_[17]\,
      R => '0'
    );
\rem_load_reg_804_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(18),
      Q => \rem_load_reg_804_reg_n_0_[18]\,
      R => '0'
    );
\rem_load_reg_804_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(19),
      Q => \rem_load_reg_804_reg_n_0_[19]\,
      R => '0'
    );
\rem_load_reg_804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(1),
      Q => \rem_load_reg_804_reg_n_0_[1]\,
      R => '0'
    );
\rem_load_reg_804_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(20),
      Q => \rem_load_reg_804_reg_n_0_[20]\,
      R => '0'
    );
\rem_load_reg_804_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(21),
      Q => \rem_load_reg_804_reg_n_0_[21]\,
      R => '0'
    );
\rem_load_reg_804_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(22),
      Q => \rem_load_reg_804_reg_n_0_[22]\,
      R => '0'
    );
\rem_load_reg_804_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(23),
      Q => \rem_load_reg_804_reg_n_0_[23]\,
      R => '0'
    );
\rem_load_reg_804_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(24),
      Q => \rem_load_reg_804_reg_n_0_[24]\,
      R => '0'
    );
\rem_load_reg_804_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(25),
      Q => \rem_load_reg_804_reg_n_0_[25]\,
      R => '0'
    );
\rem_load_reg_804_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(26),
      Q => \rem_load_reg_804_reg_n_0_[26]\,
      R => '0'
    );
\rem_load_reg_804_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(27),
      Q => \rem_load_reg_804_reg_n_0_[27]\,
      R => '0'
    );
\rem_load_reg_804_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(28),
      Q => \rem_load_reg_804_reg_n_0_[28]\,
      R => '0'
    );
\rem_load_reg_804_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(29),
      Q => \rem_load_reg_804_reg_n_0_[29]\,
      R => '0'
    );
\rem_load_reg_804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(2),
      Q => \rem_load_reg_804_reg_n_0_[2]\,
      R => '0'
    );
\rem_load_reg_804_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(30),
      Q => \rem_load_reg_804_reg_n_0_[30]\,
      R => '0'
    );
\rem_load_reg_804_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(31),
      Q => \rem_load_reg_804_reg_n_0_[31]\,
      R => '0'
    );
\rem_load_reg_804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(3),
      Q => \rem_load_reg_804_reg_n_0_[3]\,
      R => '0'
    );
\rem_load_reg_804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(4),
      Q => \rem_load_reg_804_reg_n_0_[4]\,
      R => '0'
    );
\rem_load_reg_804_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(5),
      Q => \rem_load_reg_804_reg_n_0_[5]\,
      R => '0'
    );
\rem_load_reg_804_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(6),
      Q => \rem_load_reg_804_reg_n_0_[6]\,
      R => '0'
    );
\rem_load_reg_804_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(7),
      Q => \rem_load_reg_804_reg_n_0_[7]\,
      R => '0'
    );
\rem_load_reg_804_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(8),
      Q => \rem_load_reg_804_reg_n_0_[8]\,
      R => '0'
    );
\rem_load_reg_804_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1084_reg_8130,
      D => ap_sig_allocacmp_rem_load(9),
      Q => \rem_load_reg_804_reg_n_0_[9]\,
      R => '0'
    );
\rows_read_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(0),
      Q => rows_read_reg_734(0),
      R => '0'
    );
\rows_read_reg_734_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(10),
      Q => rows_read_reg_734(10),
      R => '0'
    );
\rows_read_reg_734_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(11),
      Q => rows_read_reg_734(11),
      R => '0'
    );
\rows_read_reg_734_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(12),
      Q => rows_read_reg_734(12),
      R => '0'
    );
\rows_read_reg_734_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(13),
      Q => rows_read_reg_734(13),
      R => '0'
    );
\rows_read_reg_734_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(14),
      Q => rows_read_reg_734(14),
      R => '0'
    );
\rows_read_reg_734_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(15),
      Q => rows_read_reg_734(15),
      R => '0'
    );
\rows_read_reg_734_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(16),
      Q => rows_read_reg_734(16),
      R => '0'
    );
\rows_read_reg_734_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(17),
      Q => rows_read_reg_734(17),
      R => '0'
    );
\rows_read_reg_734_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(18),
      Q => rows_read_reg_734(18),
      R => '0'
    );
\rows_read_reg_734_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(19),
      Q => rows_read_reg_734(19),
      R => '0'
    );
\rows_read_reg_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(1),
      Q => rows_read_reg_734(1),
      R => '0'
    );
\rows_read_reg_734_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(20),
      Q => rows_read_reg_734(20),
      R => '0'
    );
\rows_read_reg_734_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(21),
      Q => rows_read_reg_734(21),
      R => '0'
    );
\rows_read_reg_734_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(22),
      Q => rows_read_reg_734(22),
      R => '0'
    );
\rows_read_reg_734_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(23),
      Q => rows_read_reg_734(23),
      R => '0'
    );
\rows_read_reg_734_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(24),
      Q => rows_read_reg_734(24),
      R => '0'
    );
\rows_read_reg_734_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(25),
      Q => rows_read_reg_734(25),
      R => '0'
    );
\rows_read_reg_734_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(26),
      Q => rows_read_reg_734(26),
      R => '0'
    );
\rows_read_reg_734_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(27),
      Q => rows_read_reg_734(27),
      R => '0'
    );
\rows_read_reg_734_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(28),
      Q => rows_read_reg_734(28),
      R => '0'
    );
\rows_read_reg_734_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(29),
      Q => rows_read_reg_734(29),
      R => '0'
    );
\rows_read_reg_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(2),
      Q => rows_read_reg_734(2),
      R => '0'
    );
\rows_read_reg_734_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(30),
      Q => rows_read_reg_734(30),
      R => '0'
    );
\rows_read_reg_734_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(31),
      Q => rows_read_reg_734(31),
      R => '0'
    );
\rows_read_reg_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(3),
      Q => rows_read_reg_734(3),
      R => '0'
    );
\rows_read_reg_734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(4),
      Q => rows_read_reg_734(4),
      R => '0'
    );
\rows_read_reg_734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(5),
      Q => rows_read_reg_734(5),
      R => '0'
    );
\rows_read_reg_734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(6),
      Q => rows_read_reg_734(6),
      R => '0'
    );
\rows_read_reg_734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(7),
      Q => rows_read_reg_734(7),
      R => '0'
    );
\rows_read_reg_734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(8),
      Q => rows_read_reg_734(8),
      R => '0'
    );
\rows_read_reg_734_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(9),
      Q => rows_read_reg_734(9),
      R => '0'
    );
\select_ln674_1_reg_904[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(0),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(31),
      O => select_ln674_1_fu_374_p3(0)
    );
\select_ln674_1_reg_904[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(10),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(21),
      O => select_ln674_1_fu_374_p3(10)
    );
\select_ln674_1_reg_904[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(11),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(20),
      O => select_ln674_1_fu_374_p3(11)
    );
\select_ln674_1_reg_904[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(12),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(19),
      O => select_ln674_1_fu_374_p3(12)
    );
\select_ln674_1_reg_904[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(13),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(18),
      O => select_ln674_1_fu_374_p3(13)
    );
\select_ln674_1_reg_904[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(14),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(17),
      O => select_ln674_1_fu_374_p3(14)
    );
\select_ln674_1_reg_904[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(15),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(16),
      O => select_ln674_1_fu_374_p3(15)
    );
\select_ln674_1_reg_904[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(16),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(15),
      O => select_ln674_1_fu_374_p3(16)
    );
\select_ln674_1_reg_904[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(17),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(14),
      O => select_ln674_1_fu_374_p3(17)
    );
\select_ln674_1_reg_904[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(18),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(13),
      O => select_ln674_1_fu_374_p3(18)
    );
\select_ln674_1_reg_904[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(19),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(12),
      O => select_ln674_1_fu_374_p3(19)
    );
\select_ln674_1_reg_904[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(1),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(30),
      O => select_ln674_1_fu_374_p3(1)
    );
\select_ln674_1_reg_904[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(20),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(11),
      O => select_ln674_1_fu_374_p3(20)
    );
\select_ln674_1_reg_904[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(21),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(10),
      O => select_ln674_1_fu_374_p3(21)
    );
\select_ln674_1_reg_904[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(22),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(9),
      O => select_ln674_1_fu_374_p3(22)
    );
\select_ln674_1_reg_904[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(23),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(8),
      O => select_ln674_1_fu_374_p3(23)
    );
\select_ln674_1_reg_904[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(24),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(7),
      O => select_ln674_1_fu_374_p3(24)
    );
\select_ln674_1_reg_904[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(25),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(6),
      O => select_ln674_1_fu_374_p3(25)
    );
\select_ln674_1_reg_904[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(26),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(5),
      O => select_ln674_1_fu_374_p3(26)
    );
\select_ln674_1_reg_904[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(27),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(4),
      O => select_ln674_1_fu_374_p3(27)
    );
\select_ln674_1_reg_904[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(28),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(3),
      O => select_ln674_1_fu_374_p3(28)
    );
\select_ln674_1_reg_904[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(29),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(2),
      O => select_ln674_1_fu_374_p3(29)
    );
\select_ln674_1_reg_904[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(2),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(29),
      O => select_ln674_1_fu_374_p3(2)
    );
\select_ln674_1_reg_904[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(30),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(1),
      O => select_ln674_1_fu_374_p3(30)
    );
\select_ln674_1_reg_904[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(31),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(0),
      O => select_ln674_1_fu_374_p3(31)
    );
\select_ln674_1_reg_904[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(3),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(28),
      O => select_ln674_1_fu_374_p3(3)
    );
\select_ln674_1_reg_904[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(4),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(27),
      O => select_ln674_1_fu_374_p3(4)
    );
\select_ln674_1_reg_904[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(5),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(26),
      O => select_ln674_1_fu_374_p3(5)
    );
\select_ln674_1_reg_904[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(6),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(25),
      O => select_ln674_1_fu_374_p3(6)
    );
\select_ln674_1_reg_904[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(7),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(24),
      O => select_ln674_1_fu_374_p3(7)
    );
\select_ln674_1_reg_904[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(8),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(23),
      O => select_ln674_1_fu_374_p3(8)
    );
\select_ln674_1_reg_904[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_98(9),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      I2 => p_Val2_s_fu_98(22),
      O => select_ln674_1_fu_374_p3(9)
    );
\select_ln674_1_reg_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(0),
      Q => select_ln674_1_reg_904(0),
      R => '0'
    );
\select_ln674_1_reg_904_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(10),
      Q => select_ln674_1_reg_904(10),
      R => '0'
    );
\select_ln674_1_reg_904_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(11),
      Q => select_ln674_1_reg_904(11),
      R => '0'
    );
\select_ln674_1_reg_904_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(12),
      Q => select_ln674_1_reg_904(12),
      R => '0'
    );
\select_ln674_1_reg_904_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(13),
      Q => select_ln674_1_reg_904(13),
      R => '0'
    );
\select_ln674_1_reg_904_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(14),
      Q => select_ln674_1_reg_904(14),
      R => '0'
    );
\select_ln674_1_reg_904_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(15),
      Q => select_ln674_1_reg_904(15),
      R => '0'
    );
\select_ln674_1_reg_904_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(16),
      Q => select_ln674_1_reg_904(16),
      R => '0'
    );
\select_ln674_1_reg_904_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(17),
      Q => select_ln674_1_reg_904(17),
      R => '0'
    );
\select_ln674_1_reg_904_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(18),
      Q => select_ln674_1_reg_904(18),
      R => '0'
    );
\select_ln674_1_reg_904_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(19),
      Q => select_ln674_1_reg_904(19),
      R => '0'
    );
\select_ln674_1_reg_904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(1),
      Q => select_ln674_1_reg_904(1),
      R => '0'
    );
\select_ln674_1_reg_904_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(20),
      Q => select_ln674_1_reg_904(20),
      R => '0'
    );
\select_ln674_1_reg_904_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(21),
      Q => select_ln674_1_reg_904(21),
      R => '0'
    );
\select_ln674_1_reg_904_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(22),
      Q => select_ln674_1_reg_904(22),
      R => '0'
    );
\select_ln674_1_reg_904_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(23),
      Q => select_ln674_1_reg_904(23),
      R => '0'
    );
\select_ln674_1_reg_904_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(24),
      Q => select_ln674_1_reg_904(24),
      R => '0'
    );
\select_ln674_1_reg_904_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(25),
      Q => select_ln674_1_reg_904(25),
      R => '0'
    );
\select_ln674_1_reg_904_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(26),
      Q => select_ln674_1_reg_904(26),
      R => '0'
    );
\select_ln674_1_reg_904_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(27),
      Q => select_ln674_1_reg_904(27),
      R => '0'
    );
\select_ln674_1_reg_904_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(28),
      Q => select_ln674_1_reg_904(28),
      R => '0'
    );
\select_ln674_1_reg_904_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(29),
      Q => select_ln674_1_reg_904(29),
      R => '0'
    );
\select_ln674_1_reg_904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(2),
      Q => select_ln674_1_reg_904(2),
      R => '0'
    );
\select_ln674_1_reg_904_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(30),
      Q => select_ln674_1_reg_904(30),
      R => '0'
    );
\select_ln674_1_reg_904_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(31),
      Q => select_ln674_1_reg_904(31),
      R => '0'
    );
\select_ln674_1_reg_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(3),
      Q => select_ln674_1_reg_904(3),
      R => '0'
    );
\select_ln674_1_reg_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(4),
      Q => select_ln674_1_reg_904(4),
      R => '0'
    );
\select_ln674_1_reg_904_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(5),
      Q => select_ln674_1_reg_904(5),
      R => '0'
    );
\select_ln674_1_reg_904_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(6),
      Q => select_ln674_1_reg_904(6),
      R => '0'
    );
\select_ln674_1_reg_904_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(7),
      Q => select_ln674_1_reg_904(7),
      R => '0'
    );
\select_ln674_1_reg_904_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(8),
      Q => select_ln674_1_reg_904(8),
      R => '0'
    );
\select_ln674_1_reg_904_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => select_ln674_1_fu_374_p3(9),
      Q => select_ln674_1_reg_904(9),
      R => '0'
    );
\select_ln674_2_reg_909[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_1_reg_871(0),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \select_ln674_2_reg_909[0]_i_1_n_0\
    );
\select_ln674_2_reg_909[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_reg_851(1),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \select_ln674_2_reg_909[1]_i_1_n_0\
    );
\select_ln674_2_reg_909[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_reg_851(2),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \select_ln674_2_reg_909[2]_i_1_n_0\
    );
\select_ln674_2_reg_909[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_reg_851(3),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \select_ln674_2_reg_909[3]_i_1_n_0\
    );
\select_ln674_2_reg_909[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_reg_851(4),
      I1 => \icmp_ln674_reg_899[0]_i_2_n_0\,
      O => \select_ln674_2_reg_909[4]_i_1_n_0\
    );
\select_ln674_2_reg_909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \select_ln674_2_reg_909[0]_i_1_n_0\,
      Q => select_ln674_2_reg_909(0),
      R => '0'
    );
\select_ln674_2_reg_909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \select_ln674_2_reg_909[1]_i_1_n_0\,
      Q => select_ln674_2_reg_909(1),
      R => '0'
    );
\select_ln674_2_reg_909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \select_ln674_2_reg_909[2]_i_1_n_0\,
      Q => select_ln674_2_reg_909(2),
      R => '0'
    );
\select_ln674_2_reg_909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \select_ln674_2_reg_909[3]_i_1_n_0\,
      Q => select_ln674_2_reg_909(3),
      R => '0'
    );
\select_ln674_2_reg_909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \select_ln674_2_reg_909[4]_i_1_n_0\,
      Q => select_ln674_2_reg_909(4),
      R => '0'
    );
\select_ln674_2_reg_909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => tmp_reg_846(0),
      Q => select_ln674_2_reg_909(5),
      R => '0'
    );
\select_ln674_4_reg_944[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(31),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(0),
      O => select_ln674_4_fu_462_p3(0)
    );
\select_ln674_4_reg_944[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(21),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(10),
      O => select_ln674_4_fu_462_p3(10)
    );
\select_ln674_4_reg_944[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(20),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(11),
      O => select_ln674_4_fu_462_p3(11)
    );
\select_ln674_4_reg_944[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(19),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(12),
      O => select_ln674_4_fu_462_p3(12)
    );
\select_ln674_4_reg_944[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(18),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(13),
      O => select_ln674_4_fu_462_p3(13)
    );
\select_ln674_4_reg_944[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(17),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(14),
      O => select_ln674_4_fu_462_p3(14)
    );
\select_ln674_4_reg_944[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(16),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(15),
      O => select_ln674_4_fu_462_p3(15)
    );
\select_ln674_4_reg_944[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(15),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(16),
      O => select_ln674_4_fu_462_p3(16)
    );
\select_ln674_4_reg_944[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(14),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(17),
      O => select_ln674_4_fu_462_p3(17)
    );
\select_ln674_4_reg_944[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(13),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(18),
      O => select_ln674_4_fu_462_p3(18)
    );
\select_ln674_4_reg_944[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(12),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(19),
      O => select_ln674_4_fu_462_p3(19)
    );
\select_ln674_4_reg_944[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(30),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(1),
      O => select_ln674_4_fu_462_p3(1)
    );
\select_ln674_4_reg_944[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(11),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(20),
      O => select_ln674_4_fu_462_p3(20)
    );
\select_ln674_4_reg_944[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(10),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(21),
      O => select_ln674_4_fu_462_p3(21)
    );
\select_ln674_4_reg_944[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(9),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(22),
      O => select_ln674_4_fu_462_p3(22)
    );
\select_ln674_4_reg_944[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(8),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(23),
      O => select_ln674_4_fu_462_p3(23)
    );
\select_ln674_4_reg_944[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(7),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(24),
      O => select_ln674_4_fu_462_p3(24)
    );
\select_ln674_4_reg_944[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(6),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(25),
      O => select_ln674_4_fu_462_p3(25)
    );
\select_ln674_4_reg_944[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(5),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(26),
      O => select_ln674_4_fu_462_p3(26)
    );
\select_ln674_4_reg_944[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(4),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(27),
      O => select_ln674_4_fu_462_p3(27)
    );
\select_ln674_4_reg_944[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(3),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(28),
      O => select_ln674_4_fu_462_p3(28)
    );
\select_ln674_4_reg_944[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(2),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(29),
      O => select_ln674_4_fu_462_p3(29)
    );
\select_ln674_4_reg_944[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(29),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(2),
      O => select_ln674_4_fu_462_p3(2)
    );
\select_ln674_4_reg_944[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(1),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(30),
      O => select_ln674_4_fu_462_p3(30)
    );
\select_ln674_4_reg_944[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(0),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(31),
      O => select_ln674_4_fu_462_p3(31)
    );
\select_ln674_4_reg_944[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(28),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(3),
      O => select_ln674_4_fu_462_p3(3)
    );
\select_ln674_4_reg_944[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(27),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(4),
      O => select_ln674_4_fu_462_p3(4)
    );
\select_ln674_4_reg_944[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(26),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(5),
      O => select_ln674_4_fu_462_p3(5)
    );
\select_ln674_4_reg_944[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(25),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(6),
      O => select_ln674_4_fu_462_p3(6)
    );
\select_ln674_4_reg_944[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(24),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(7),
      O => select_ln674_4_fu_462_p3(7)
    );
\select_ln674_4_reg_944[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(23),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(8),
      O => select_ln674_4_fu_462_p3(8)
    );
\select_ln674_4_reg_944[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_load_reg_876(22),
      I1 => icmp_ln674_1_reg_882,
      I2 => p_Val2_load_reg_876(9),
      O => select_ln674_4_fu_462_p3(9)
    );
\select_ln674_4_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(0),
      Q => select_ln674_4_reg_944(0),
      R => '0'
    );
\select_ln674_4_reg_944_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(10),
      Q => select_ln674_4_reg_944(10),
      R => '0'
    );
\select_ln674_4_reg_944_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(11),
      Q => select_ln674_4_reg_944(11),
      R => '0'
    );
\select_ln674_4_reg_944_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(12),
      Q => select_ln674_4_reg_944(12),
      R => '0'
    );
\select_ln674_4_reg_944_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(13),
      Q => select_ln674_4_reg_944(13),
      R => '0'
    );
\select_ln674_4_reg_944_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(14),
      Q => select_ln674_4_reg_944(14),
      R => '0'
    );
\select_ln674_4_reg_944_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(15),
      Q => select_ln674_4_reg_944(15),
      R => '0'
    );
\select_ln674_4_reg_944_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(16),
      Q => select_ln674_4_reg_944(16),
      R => '0'
    );
\select_ln674_4_reg_944_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(17),
      Q => select_ln674_4_reg_944(17),
      R => '0'
    );
\select_ln674_4_reg_944_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(18),
      Q => select_ln674_4_reg_944(18),
      R => '0'
    );
\select_ln674_4_reg_944_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(19),
      Q => select_ln674_4_reg_944(19),
      R => '0'
    );
\select_ln674_4_reg_944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(1),
      Q => select_ln674_4_reg_944(1),
      R => '0'
    );
\select_ln674_4_reg_944_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(20),
      Q => select_ln674_4_reg_944(20),
      R => '0'
    );
\select_ln674_4_reg_944_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(21),
      Q => select_ln674_4_reg_944(21),
      R => '0'
    );
\select_ln674_4_reg_944_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(22),
      Q => select_ln674_4_reg_944(22),
      R => '0'
    );
\select_ln674_4_reg_944_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(23),
      Q => select_ln674_4_reg_944(23),
      R => '0'
    );
\select_ln674_4_reg_944_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(24),
      Q => select_ln674_4_reg_944(24),
      R => '0'
    );
\select_ln674_4_reg_944_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(25),
      Q => select_ln674_4_reg_944(25),
      R => '0'
    );
\select_ln674_4_reg_944_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(26),
      Q => select_ln674_4_reg_944(26),
      R => '0'
    );
\select_ln674_4_reg_944_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(27),
      Q => select_ln674_4_reg_944(27),
      R => '0'
    );
\select_ln674_4_reg_944_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(28),
      Q => select_ln674_4_reg_944(28),
      R => '0'
    );
\select_ln674_4_reg_944_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(29),
      Q => select_ln674_4_reg_944(29),
      R => '0'
    );
\select_ln674_4_reg_944_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(2),
      Q => select_ln674_4_reg_944(2),
      R => '0'
    );
\select_ln674_4_reg_944_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(30),
      Q => select_ln674_4_reg_944(30),
      R => '0'
    );
\select_ln674_4_reg_944_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(31),
      Q => select_ln674_4_reg_944(31),
      R => '0'
    );
\select_ln674_4_reg_944_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(3),
      Q => select_ln674_4_reg_944(3),
      R => '0'
    );
\select_ln674_4_reg_944_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(4),
      Q => select_ln674_4_reg_944(4),
      R => '0'
    );
\select_ln674_4_reg_944_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(5),
      Q => select_ln674_4_reg_944(5),
      R => '0'
    );
\select_ln674_4_reg_944_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(6),
      Q => select_ln674_4_reg_944(6),
      R => '0'
    );
\select_ln674_4_reg_944_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(7),
      Q => select_ln674_4_reg_944(7),
      R => '0'
    );
\select_ln674_4_reg_944_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(8),
      Q => select_ln674_4_reg_944(8),
      R => '0'
    );
\select_ln674_4_reg_944_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => select_ln674_4_fu_462_p3(9),
      Q => select_ln674_4_reg_944(9),
      R => '0'
    );
\select_ln674_5_reg_949[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_882,
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(0),
      O => \select_ln674_5_reg_949[0]_i_1_n_0\
    );
\select_ln674_5_reg_949[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_882,
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(1),
      O => \select_ln674_5_reg_949[1]_i_1_n_0\
    );
\select_ln674_5_reg_949[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_882,
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(2),
      O => \select_ln674_5_reg_949[2]_i_1_n_0\
    );
\select_ln674_5_reg_949[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_882,
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(3),
      O => \select_ln674_5_reg_949[3]_i_1_n_0\
    );
\select_ln674_5_reg_949[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_882,
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(4),
      O => \select_ln674_5_reg_949[4]_i_1_n_0\
    );
\select_ln674_5_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => \select_ln674_5_reg_949[0]_i_1_n_0\,
      Q => select_ln674_5_reg_949(0),
      R => '0'
    );
\select_ln674_5_reg_949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => \select_ln674_5_reg_949[1]_i_1_n_0\,
      Q => select_ln674_5_reg_949(1),
      R => '0'
    );
\select_ln674_5_reg_949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => \select_ln674_5_reg_949[2]_i_1_n_0\,
      Q => select_ln674_5_reg_949(2),
      R => '0'
    );
\select_ln674_5_reg_949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => \select_ln674_5_reg_949[3]_i_1_n_0\,
      Q => select_ln674_5_reg_949(3),
      R => '0'
    );
\select_ln674_5_reg_949_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => \select_ln674_5_reg_949[4]_i_1_n_0\,
      Q => select_ln674_5_reg_949(4),
      R => '0'
    );
\select_ln674_5_reg_949_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => trunc_ln674_1_reg_827_pp0_iter3_reg(5),
      Q => select_ln674_5_reg_949(5),
      R => '0'
    );
\shl_ln414_reg_969[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => zext_ln414_1_fu_534_p1(1),
      I1 => add_ln674_1_reg_919(5),
      I2 => tmp_8_reg_914(0),
      I3 => zext_ln414_1_fu_534_p1(2),
      I4 => zext_ln414_1_fu_534_p1(0),
      O => \shl_ln414_reg_969[0]_i_1_n_0\
    );
\shl_ln414_reg_969[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002F0020"
    )
        port map (
      I0 => tmp_8_reg_914(0),
      I1 => add_ln674_1_reg_919(5),
      I2 => zext_ln414_1_fu_534_p1(0),
      I3 => zext_ln414_1_fu_534_p1(2),
      I4 => tmp_9_fu_525_p1(1),
      I5 => zext_ln414_1_fu_534_p1(1),
      O => \shl_ln414_reg_969[1]_i_1_n_0\
    );
\shl_ln414_reg_969[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_1_reg_939(2),
      I1 => trunc_ln414_reg_932(2),
      I2 => icmp_ln414_reg_924,
      O => zext_ln414_1_fu_534_p1(2)
    );
\shl_ln414_reg_969[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22022222"
    )
        port map (
      I0 => tmp_8_reg_914(1),
      I1 => add_ln674_1_reg_919(5),
      I2 => trunc_ln414_reg_932(1),
      I3 => \shl_ln414_reg_969[2]_i_3_n_0\,
      I4 => trunc_ln414_reg_932(0),
      O => tmp_9_fu_525_p1(1)
    );
\shl_ln414_reg_969[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF028A0000"
    )
        port map (
      I0 => \shl_ln414_reg_969[2]_i_2_n_0\,
      I1 => icmp_ln414_reg_924,
      I2 => trunc_ln414_reg_932(1),
      I3 => sub_ln414_1_reg_939(1),
      I4 => zext_ln414_1_fu_534_p1(0),
      I5 => \shl_ln414_reg_969[3]_i_2_n_0\,
      O => \shl_ln414_reg_969[2]_i_1_n_0\
    );
\shl_ln414_reg_969[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000DF0000"
    )
        port map (
      I0 => trunc_ln414_reg_932(0),
      I1 => \shl_ln414_reg_969[2]_i_3_n_0\,
      I2 => trunc_ln414_reg_932(1),
      I3 => add_ln674_1_reg_919(5),
      I4 => tmp_8_reg_914(1),
      I5 => zext_ln414_1_fu_534_p1(2),
      O => \shl_ln414_reg_969[2]_i_2_n_0\
    );
\shl_ln414_reg_969[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => add_ln674_1_reg_919(3),
      I1 => add_ln674_1_reg_919(4),
      I2 => trunc_ln414_reg_932(2),
      O => \shl_ln414_reg_969[2]_i_3_n_0\
    );
\shl_ln414_reg_969[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[3]_i_2_n_0\,
      I1 => sub_ln414_1_reg_939(0),
      I2 => trunc_ln414_reg_932(0),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[4]_i_2_n_0\,
      O => \shl_ln414_reg_969[3]_i_1_n_0\
    );
\shl_ln414_reg_969[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80088"
    )
        port map (
      I0 => tmp_8_reg_914(0),
      I1 => zext_ln414_1_fu_534_p1(1),
      I2 => \shl_ln414_reg_969[5]_i_3_n_0\,
      I3 => add_ln674_1_reg_919(5),
      I4 => tmp_8_reg_914(2),
      I5 => zext_ln414_1_fu_534_p1(2),
      O => \shl_ln414_reg_969[3]_i_2_n_0\
    );
\shl_ln414_reg_969[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[4]_i_2_n_0\,
      I1 => sub_ln414_1_reg_939(0),
      I2 => trunc_ln414_reg_932(0),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[5]_i_2_n_0\,
      O => \shl_ln414_reg_969[4]_i_1_n_0\
    );
\shl_ln414_reg_969[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[2]_i_2_n_0\,
      I1 => sub_ln414_1_reg_939(1),
      I2 => trunc_ln414_reg_932(1),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[6]_i_3_n_0\,
      O => \shl_ln414_reg_969[4]_i_2_n_0\
    );
\shl_ln414_reg_969[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[5]_i_2_n_0\,
      I1 => sub_ln414_1_reg_939(0),
      I2 => trunc_ln414_reg_932(0),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[6]_i_2_n_0\,
      O => \shl_ln414_reg_969[5]_i_1_n_0\
    );
\shl_ln414_reg_969[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \shl_ln414_reg_969[5]_i_3_n_0\,
      I1 => add_ln674_1_reg_919(5),
      I2 => tmp_8_reg_914(2),
      I3 => zext_ln414_1_fu_534_p1(2),
      I4 => zext_ln414_1_fu_534_p1(1),
      I5 => \shl_ln414_reg_969[7]_i_9_n_0\,
      O => \shl_ln414_reg_969[5]_i_2_n_0\
    );
\shl_ln414_reg_969[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => trunc_ln414_reg_932(2),
      I1 => add_ln674_1_reg_919(4),
      I2 => add_ln674_1_reg_919(3),
      I3 => trunc_ln414_reg_932(1),
      O => \shl_ln414_reg_969[5]_i_3_n_0\
    );
\shl_ln414_reg_969[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[6]_i_2_n_0\,
      I1 => sub_ln414_1_reg_939(0),
      I2 => trunc_ln414_reg_932(0),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[7]_i_4_n_0\,
      O => \shl_ln414_reg_969[6]_i_1_n_0\
    );
\shl_ln414_reg_969[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_969[6]_i_3_n_0\,
      I1 => sub_ln414_1_reg_939(1),
      I2 => trunc_ln414_reg_932(1),
      I3 => icmp_ln414_reg_924,
      I4 => \shl_ln414_reg_969[7]_i_6_n_0\,
      O => \shl_ln414_reg_969[6]_i_2_n_0\
    );
\shl_ln414_reg_969[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD0000"
    )
        port map (
      I0 => trunc_ln414_reg_932(1),
      I1 => \shl_ln414_reg_969[2]_i_3_n_0\,
      I2 => trunc_ln414_reg_932(0),
      I3 => add_ln674_1_reg_919(5),
      I4 => tmp_8_reg_914(3),
      I5 => zext_ln414_1_fu_534_p1(2),
      O => \shl_ln414_reg_969[6]_i_3_n_0\
    );
\shl_ln414_reg_969[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => trunc_ln414_reg_932(3),
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1073_reg_778_pp0_iter3_reg,
      I3 => icmp_ln1084_reg_813_pp0_iter3_reg,
      O => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
        port map (
      I0 => tmp_8_reg_914(2),
      I1 => add_ln674_1_reg_919(5),
      I2 => trunc_ln414_reg_932(2),
      I3 => add_ln674_1_reg_919(4),
      I4 => add_ln674_1_reg_919(3),
      I5 => trunc_ln414_reg_932(1),
      O => tmp_9_fu_525_p1(2)
    );
\shl_ln414_reg_969[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022222202222222"
    )
        port map (
      I0 => tmp_8_reg_914(6),
      I1 => add_ln674_1_reg_919(5),
      I2 => trunc_ln414_reg_932(1),
      I3 => add_ln674_1_reg_919(3),
      I4 => add_ln674_1_reg_919(4),
      I5 => trunc_ln414_reg_932(2),
      O => tmp_9_fu_525_p1(6)
    );
\shl_ln414_reg_969[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F7F7F7F"
    )
        port map (
      I0 => trunc_ln414_reg_932(2),
      I1 => add_ln674_1_reg_919(4),
      I2 => add_ln674_1_reg_919(3),
      I3 => trunc_ln414_reg_932(0),
      I4 => trunc_ln414_reg_932(1),
      I5 => add_ln674_1_reg_919(5),
      O => \shl_ln414_reg_969[7]_i_12_n_0\
    );
\shl_ln414_reg_969[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22002202"
    )
        port map (
      I0 => tmp_8_reg_914(3),
      I1 => add_ln674_1_reg_919(5),
      I2 => trunc_ln414_reg_932(0),
      I3 => \shl_ln414_reg_969[2]_i_3_n_0\,
      I4 => trunc_ln414_reg_932(1),
      O => tmp_9_fu_525_p1(3)
    );
\shl_ln414_reg_969[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F3F3F7F"
    )
        port map (
      I0 => trunc_ln414_reg_932(2),
      I1 => add_ln674_1_reg_919(4),
      I2 => add_ln674_1_reg_919(3),
      I3 => trunc_ln414_reg_932(1),
      I4 => trunc_ln414_reg_932(0),
      I5 => add_ln674_1_reg_919(5),
      O => \shl_ln414_reg_969[7]_i_14_n_0\
    );
\shl_ln414_reg_969[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter3_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter3_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => shl_ln414_reg_9690
    );
\shl_ln414_reg_969[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \shl_ln414_reg_969[7]_i_4_n_0\,
      I1 => zext_ln414_1_fu_534_p1(0),
      I2 => \shl_ln414_reg_969[7]_i_6_n_0\,
      I3 => zext_ln414_1_fu_534_p1(1),
      I4 => \shl_ln414_reg_969[7]_i_8_n_0\,
      O => \shl_ln414_reg_969[7]_i_3_n_0\
    );
\shl_ln414_reg_969[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \shl_ln414_reg_969[7]_i_9_n_0\,
      I1 => zext_ln414_1_fu_534_p1(1),
      I2 => tmp_9_fu_525_p1(2),
      I3 => zext_ln414_1_fu_534_p1(2),
      I4 => tmp_9_fu_525_p1(6),
      O => \shl_ln414_reg_969[7]_i_4_n_0\
    );
\shl_ln414_reg_969[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_1_reg_939(0),
      I1 => trunc_ln414_reg_932(0),
      I2 => icmp_ln414_reg_924,
      O => zext_ln414_1_fu_534_p1(0)
    );
\shl_ln414_reg_969[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAF88A088A088A0"
    )
        port map (
      I0 => tmp_9_fu_525_p1(1),
      I1 => sub_ln414_1_reg_939(2),
      I2 => trunc_ln414_reg_932(2),
      I3 => icmp_ln414_reg_924,
      I4 => tmp_8_reg_914(5),
      I5 => \shl_ln414_reg_969[7]_i_12_n_0\,
      O => \shl_ln414_reg_969[7]_i_6_n_0\
    );
\shl_ln414_reg_969[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_1_reg_939(1),
      I1 => trunc_ln414_reg_932(1),
      I2 => icmp_ln414_reg_924,
      O => zext_ln414_1_fu_534_p1(1)
    );
\shl_ln414_reg_969[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAF88A088A088A0"
    )
        port map (
      I0 => tmp_9_fu_525_p1(3),
      I1 => sub_ln414_1_reg_939(2),
      I2 => trunc_ln414_reg_932(2),
      I3 => icmp_ln414_reg_924,
      I4 => tmp_8_reg_914(7),
      I5 => \shl_ln414_reg_969[7]_i_14_n_0\,
      O => \shl_ln414_reg_969[7]_i_8_n_0\
    );
\shl_ln414_reg_969[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80088"
    )
        port map (
      I0 => tmp_8_reg_914(0),
      I1 => zext_ln414_1_fu_534_p1(2),
      I2 => tmp_8_reg_914(4),
      I3 => add_ln674_1_reg_919(5),
      I4 => \shl_ln414_reg_969[2]_i_3_n_0\,
      O => \shl_ln414_reg_969[7]_i_9_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(0),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(1),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(2),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(3),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(4),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(5),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(6),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => shl_ln414_reg_969(7),
      Q => \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0\
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(0),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(1),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(2),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(3),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(4),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(5),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(6),
      R => '0'
    );
\shl_ln414_reg_969_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0\,
      Q => shl_ln414_reg_969_pp0_iter7_reg(7),
      R => '0'
    );
\shl_ln414_reg_969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[0]_i_1_n_0\,
      Q => shl_ln414_reg_969(0),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[1]_i_1_n_0\,
      Q => shl_ln414_reg_969(1),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[2]_i_1_n_0\,
      Q => shl_ln414_reg_969(2),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[3]_i_1_n_0\,
      Q => shl_ln414_reg_969(3),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[4]_i_1_n_0\,
      Q => shl_ln414_reg_969(4),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[5]_i_1_n_0\,
      Q => shl_ln414_reg_969(5),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[6]_i_1_n_0\,
      Q => shl_ln414_reg_969(6),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\shl_ln414_reg_969_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_9690,
      D => \shl_ln414_reg_969[7]_i_3_n_0\,
      Q => shl_ln414_reg_969(7),
      R => \shl_ln414_reg_969[7]_i_1_n_0\
    );
\sub4_i_reg_763[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => last_blk_width_read_reg_746(3),
      O => \sub4_i_reg_763[5]_i_1_n_0\
    );
\sub4_i_reg_763_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => last_blk_width_read_reg_746(3),
      Q => sub4_i_reg_763(4),
      R => '0'
    );
\sub4_i_reg_763_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub4_i_reg_763[5]_i_1_n_0\,
      Q => sub4_i_reg_763(5),
      R => '0'
    );
sub_i_fu_186_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_i_fu_186_p2_carry_n_0,
      CO(2) => sub_i_fu_186_p2_carry_n_1,
      CO(1) => sub_i_fu_186_p2_carry_n_2,
      CO(0) => sub_i_fu_186_p2_carry_n_3,
      CYINIT => cols_bound_per_npc_read_reg_739(0),
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(4 downto 1),
      O(3 downto 0) => sub_i_fu_186_p2(4 downto 1),
      S(3) => sub_i_fu_186_p2_carry_i_1_n_0,
      S(2) => sub_i_fu_186_p2_carry_i_2_n_0,
      S(1) => sub_i_fu_186_p2_carry_i_3_n_0,
      S(0) => sub_i_fu_186_p2_carry_i_4_n_0
    );
\sub_i_fu_186_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_i_fu_186_p2_carry_n_0,
      CO(3) => \sub_i_fu_186_p2_carry__0_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__0_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__0_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(8 downto 5),
      O(3 downto 0) => sub_i_fu_186_p2(8 downto 5),
      S(3) => \sub_i_fu_186_p2_carry__0_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__0_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__0_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__0_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(8),
      O => \sub_i_fu_186_p2_carry__0_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(7),
      O => \sub_i_fu_186_p2_carry__0_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(6),
      O => \sub_i_fu_186_p2_carry__0_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(5),
      O => \sub_i_fu_186_p2_carry__0_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__0_n_0\,
      CO(3) => \sub_i_fu_186_p2_carry__1_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__1_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__1_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(12 downto 9),
      O(3 downto 0) => sub_i_fu_186_p2(12 downto 9),
      S(3) => \sub_i_fu_186_p2_carry__1_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__1_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__1_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__1_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(12),
      O => \sub_i_fu_186_p2_carry__1_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(11),
      O => \sub_i_fu_186_p2_carry__1_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(10),
      O => \sub_i_fu_186_p2_carry__1_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(9),
      O => \sub_i_fu_186_p2_carry__1_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__1_n_0\,
      CO(3) => \sub_i_fu_186_p2_carry__2_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__2_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__2_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(16 downto 13),
      O(3 downto 0) => sub_i_fu_186_p2(16 downto 13),
      S(3) => \sub_i_fu_186_p2_carry__2_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__2_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__2_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__2_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(16),
      O => \sub_i_fu_186_p2_carry__2_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(15),
      O => \sub_i_fu_186_p2_carry__2_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(14),
      O => \sub_i_fu_186_p2_carry__2_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(13),
      O => \sub_i_fu_186_p2_carry__2_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__2_n_0\,
      CO(3) => \sub_i_fu_186_p2_carry__3_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__3_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__3_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(20 downto 17),
      O(3 downto 0) => sub_i_fu_186_p2(20 downto 17),
      S(3) => \sub_i_fu_186_p2_carry__3_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__3_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__3_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__3_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(20),
      O => \sub_i_fu_186_p2_carry__3_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(19),
      O => \sub_i_fu_186_p2_carry__3_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(18),
      O => \sub_i_fu_186_p2_carry__3_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(17),
      O => \sub_i_fu_186_p2_carry__3_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__3_n_0\,
      CO(3) => \sub_i_fu_186_p2_carry__4_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__4_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__4_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(24 downto 21),
      O(3 downto 0) => sub_i_fu_186_p2(24 downto 21),
      S(3) => \sub_i_fu_186_p2_carry__4_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__4_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__4_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__4_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(24),
      O => \sub_i_fu_186_p2_carry__4_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(23),
      O => \sub_i_fu_186_p2_carry__4_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(22),
      O => \sub_i_fu_186_p2_carry__4_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(21),
      O => \sub_i_fu_186_p2_carry__4_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__4_n_0\,
      CO(3) => \sub_i_fu_186_p2_carry__5_n_0\,
      CO(2) => \sub_i_fu_186_p2_carry__5_n_1\,
      CO(1) => \sub_i_fu_186_p2_carry__5_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_739(28 downto 25),
      O(3 downto 0) => sub_i_fu_186_p2(28 downto 25),
      S(3) => \sub_i_fu_186_p2_carry__5_i_1_n_0\,
      S(2) => \sub_i_fu_186_p2_carry__5_i_2_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__5_i_3_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__5_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(28),
      O => \sub_i_fu_186_p2_carry__5_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(27),
      O => \sub_i_fu_186_p2_carry__5_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(26),
      O => \sub_i_fu_186_p2_carry__5_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(25),
      O => \sub_i_fu_186_p2_carry__5_i_4_n_0\
    );
\sub_i_fu_186_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_186_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_sub_i_fu_186_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_fu_186_p2_carry__6_n_2\,
      CO(0) => \sub_i_fu_186_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_bound_per_npc_read_reg_739(30 downto 29),
      O(3) => \NLW_sub_i_fu_186_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_186_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_fu_186_p2_carry__6_i_1_n_0\,
      S(1) => \sub_i_fu_186_p2_carry__6_i_2_n_0\,
      S(0) => \sub_i_fu_186_p2_carry__6_i_3_n_0\
    );
\sub_i_fu_186_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(31),
      O => \sub_i_fu_186_p2_carry__6_i_1_n_0\
    );
\sub_i_fu_186_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(30),
      O => \sub_i_fu_186_p2_carry__6_i_2_n_0\
    );
\sub_i_fu_186_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(29),
      O => \sub_i_fu_186_p2_carry__6_i_3_n_0\
    );
sub_i_fu_186_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(4),
      O => sub_i_fu_186_p2_carry_i_1_n_0
    );
sub_i_fu_186_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(3),
      O => sub_i_fu_186_p2_carry_i_2_n_0
    );
sub_i_fu_186_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(2),
      O => sub_i_fu_186_p2_carry_i_3_n_0
    );
sub_i_fu_186_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(1),
      O => sub_i_fu_186_p2_carry_i_4_n_0
    );
\sub_i_reg_758[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_739(0),
      O => sub_i_fu_186_p2(0)
    );
\sub_i_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(0),
      Q => sub_i_reg_758(0),
      R => '0'
    );
\sub_i_reg_758_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(10),
      Q => sub_i_reg_758(10),
      R => '0'
    );
\sub_i_reg_758_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(11),
      Q => sub_i_reg_758(11),
      R => '0'
    );
\sub_i_reg_758_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(12),
      Q => sub_i_reg_758(12),
      R => '0'
    );
\sub_i_reg_758_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(13),
      Q => sub_i_reg_758(13),
      R => '0'
    );
\sub_i_reg_758_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(14),
      Q => sub_i_reg_758(14),
      R => '0'
    );
\sub_i_reg_758_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(15),
      Q => sub_i_reg_758(15),
      R => '0'
    );
\sub_i_reg_758_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(16),
      Q => sub_i_reg_758(16),
      R => '0'
    );
\sub_i_reg_758_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(17),
      Q => sub_i_reg_758(17),
      R => '0'
    );
\sub_i_reg_758_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(18),
      Q => sub_i_reg_758(18),
      R => '0'
    );
\sub_i_reg_758_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(19),
      Q => sub_i_reg_758(19),
      R => '0'
    );
\sub_i_reg_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(1),
      Q => sub_i_reg_758(1),
      R => '0'
    );
\sub_i_reg_758_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(20),
      Q => sub_i_reg_758(20),
      R => '0'
    );
\sub_i_reg_758_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(21),
      Q => sub_i_reg_758(21),
      R => '0'
    );
\sub_i_reg_758_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(22),
      Q => sub_i_reg_758(22),
      R => '0'
    );
\sub_i_reg_758_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(23),
      Q => sub_i_reg_758(23),
      R => '0'
    );
\sub_i_reg_758_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(24),
      Q => sub_i_reg_758(24),
      R => '0'
    );
\sub_i_reg_758_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(25),
      Q => sub_i_reg_758(25),
      R => '0'
    );
\sub_i_reg_758_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(26),
      Q => sub_i_reg_758(26),
      R => '0'
    );
\sub_i_reg_758_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(27),
      Q => sub_i_reg_758(27),
      R => '0'
    );
\sub_i_reg_758_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(28),
      Q => sub_i_reg_758(28),
      R => '0'
    );
\sub_i_reg_758_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(29),
      Q => sub_i_reg_758(29),
      R => '0'
    );
\sub_i_reg_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(2),
      Q => sub_i_reg_758(2),
      R => '0'
    );
\sub_i_reg_758_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(30),
      Q => sub_i_reg_758(30),
      R => '0'
    );
\sub_i_reg_758_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(31),
      Q => sub_i_reg_758(31),
      R => '0'
    );
\sub_i_reg_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(3),
      Q => sub_i_reg_758(3),
      R => '0'
    );
\sub_i_reg_758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(4),
      Q => sub_i_reg_758(4),
      R => '0'
    );
\sub_i_reg_758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(5),
      Q => sub_i_reg_758(5),
      R => '0'
    );
\sub_i_reg_758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(6),
      Q => sub_i_reg_758(6),
      R => '0'
    );
\sub_i_reg_758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(7),
      Q => sub_i_reg_758(7),
      R => '0'
    );
\sub_i_reg_758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(8),
      Q => sub_i_reg_758(8),
      R => '0'
    );
\sub_i_reg_758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_186_p2(9),
      Q => sub_i_reg_758(9),
      R => '0'
    );
\sub_ln1093_1_reg_822[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => icmp_ln1073_reg_778_pp0_iter1_reg,
      I1 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I2 => icmp_ln1084_fu_269_p2,
      I3 => ap_enable_reg_pp0_iter2,
      O => sub_ln1093_1_reg_8220
    );
\sub_ln1093_1_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => ap_sig_allocacmp_rem_load(0),
      Q => sub_ln1093_1_reg_822(0),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(5),
      Q => sub_ln1093_1_reg_822(10),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(6),
      Q => sub_ln1093_1_reg_822(11),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(7),
      Q => sub_ln1093_1_reg_822(12),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(8),
      Q => sub_ln1093_1_reg_822(13),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(9),
      Q => sub_ln1093_1_reg_822(14),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(10),
      Q => sub_ln1093_1_reg_822(15),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(11),
      Q => sub_ln1093_1_reg_822(16),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(12),
      Q => sub_ln1093_1_reg_822(17),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(13),
      Q => sub_ln1093_1_reg_822(18),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(14),
      Q => sub_ln1093_1_reg_822(19),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_7\,
      Q => sub_ln1093_1_reg_822(1),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(15),
      Q => sub_ln1093_1_reg_822(20),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(16),
      Q => sub_ln1093_1_reg_822(21),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(17),
      Q => sub_ln1093_1_reg_822(22),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(18),
      Q => sub_ln1093_1_reg_822(23),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(19),
      Q => sub_ln1093_1_reg_822(24),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(20),
      Q => sub_ln1093_1_reg_822(25),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(21),
      Q => sub_ln1093_1_reg_822(26),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(22),
      Q => sub_ln1093_1_reg_822(27),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(23),
      Q => sub_ln1093_1_reg_822(28),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(24),
      Q => sub_ln1093_1_reg_822(29),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_6\,
      Q => sub_ln1093_1_reg_822(2),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(25),
      Q => sub_ln1093_1_reg_822(30),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(26),
      Q => sub_ln1093_1_reg_822(31),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_5\,
      Q => sub_ln1093_1_reg_822(3),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_4\,
      Q => sub_ln1093_1_reg_822(4),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(0),
      Q => sub_ln1093_1_reg_822(5),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(1),
      Q => sub_ln1093_1_reg_822(6),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(2),
      Q => sub_ln1093_1_reg_822(7),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(3),
      Q => sub_ln1093_1_reg_822(8),
      R => '0'
    );
\sub_ln1093_1_reg_822_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln1093_1_reg_8220,
      D => p_0_in(4),
      Q => sub_ln1093_1_reg_822(9),
      R => '0'
    );
\sub_ln1093_reg_817[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515D5D5D515D5"
    )
        port map (
      I0 => rem_fu_94(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I3 => rem_2_reg_841(0),
      I4 => icmp_ln1084_reg_813,
      I5 => rem_1_reg_871(0),
      O => \sub_ln1093_reg_817[0]_i_1_n_0\
    );
\sub_ln1093_reg_817[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(13),
      I2 => rem_2_reg_841(13),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(13),
      O => \sub_ln1093_reg_817[13]_i_2_n_0\
    );
\sub_ln1093_reg_817[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(12),
      I2 => rem_2_reg_841(12),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(12),
      O => \sub_ln1093_reg_817[13]_i_3_n_0\
    );
\sub_ln1093_reg_817[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(11),
      I2 => rem_2_reg_841(11),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(11),
      O => \sub_ln1093_reg_817[13]_i_4_n_0\
    );
\sub_ln1093_reg_817[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(10),
      I2 => rem_2_reg_841(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(10),
      O => \sub_ln1093_reg_817[13]_i_5_n_0\
    );
\sub_ln1093_reg_817[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(17),
      I2 => rem_2_reg_841(17),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(17),
      O => \sub_ln1093_reg_817[17]_i_2_n_0\
    );
\sub_ln1093_reg_817[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(16),
      I2 => rem_2_reg_841(16),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(16),
      O => \sub_ln1093_reg_817[17]_i_3_n_0\
    );
\sub_ln1093_reg_817[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(15),
      I2 => rem_2_reg_841(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(15),
      O => \sub_ln1093_reg_817[17]_i_4_n_0\
    );
\sub_ln1093_reg_817[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(14),
      I2 => rem_2_reg_841(14),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(14),
      O => \sub_ln1093_reg_817[17]_i_5_n_0\
    );
\sub_ln1093_reg_817[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(1),
      I2 => rem_2_reg_841(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(1),
      O => \sub_ln1093_reg_817[1]_i_1_n_0\
    );
\sub_ln1093_reg_817[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(21),
      I2 => rem_2_reg_841(21),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(21),
      O => \sub_ln1093_reg_817[21]_i_2_n_0\
    );
\sub_ln1093_reg_817[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(20),
      I2 => rem_2_reg_841(20),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(20),
      O => \sub_ln1093_reg_817[21]_i_3_n_0\
    );
\sub_ln1093_reg_817[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(19),
      I2 => rem_2_reg_841(19),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(19),
      O => \sub_ln1093_reg_817[21]_i_4_n_0\
    );
\sub_ln1093_reg_817[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(18),
      I2 => rem_2_reg_841(18),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(18),
      O => \sub_ln1093_reg_817[21]_i_5_n_0\
    );
\sub_ln1093_reg_817[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(25),
      I2 => rem_2_reg_841(25),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(25),
      O => \sub_ln1093_reg_817[25]_i_2_n_0\
    );
\sub_ln1093_reg_817[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(24),
      I2 => rem_2_reg_841(24),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(24),
      O => \sub_ln1093_reg_817[25]_i_3_n_0\
    );
\sub_ln1093_reg_817[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(23),
      I2 => rem_2_reg_841(23),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(23),
      O => \sub_ln1093_reg_817[25]_i_4_n_0\
    );
\sub_ln1093_reg_817[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(22),
      I2 => rem_2_reg_841(22),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(22),
      O => \sub_ln1093_reg_817[25]_i_5_n_0\
    );
\sub_ln1093_reg_817[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(29),
      I2 => rem_2_reg_841(29),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(29),
      O => \sub_ln1093_reg_817[29]_i_2_n_0\
    );
\sub_ln1093_reg_817[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(28),
      I2 => rem_2_reg_841(28),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(28),
      O => \sub_ln1093_reg_817[29]_i_3_n_0\
    );
\sub_ln1093_reg_817[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(27),
      I2 => rem_2_reg_841(27),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(27),
      O => \sub_ln1093_reg_817[29]_i_4_n_0\
    );
\sub_ln1093_reg_817[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(26),
      I2 => rem_2_reg_841(26),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(26),
      O => \sub_ln1093_reg_817[29]_i_5_n_0\
    );
\sub_ln1093_reg_817[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(31),
      I2 => rem_2_reg_841(31),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(31),
      O => \sub_ln1093_reg_817[31]_i_2_n_0\
    );
\sub_ln1093_reg_817[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(30),
      I2 => rem_2_reg_841(30),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(30),
      O => \sub_ln1093_reg_817[31]_i_3_n_0\
    );
\sub_ln1093_reg_817[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sub4_i_reg_763(4),
      I1 => bLast_reg_782_pp0_iter1_reg,
      O => zext_ln1093_fu_281_p1(5)
    );
\sub_ln1093_reg_817[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bLast_reg_782_pp0_iter1_reg,
      I1 => sub4_i_reg_763(5),
      O => zext_ln1093_fu_281_p1(4)
    );
\sub_ln1093_reg_817[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bLast_reg_782_pp0_iter1_reg,
      I1 => sub4_i_reg_763(5),
      O => \sub_ln1093_reg_817[5]_i_4_n_0\
    );
\sub_ln1093_reg_817[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => bLast_reg_782_pp0_iter1_reg,
      I1 => sub4_i_reg_763(4),
      I2 => ap_sig_allocacmp_rem_load(5),
      O => \sub_ln1093_reg_817[5]_i_5_n_0\
    );
\sub_ln1093_reg_817[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub4_i_reg_763(5),
      I1 => bLast_reg_782_pp0_iter1_reg,
      I2 => ap_sig_allocacmp_rem_load(4),
      O => \sub_ln1093_reg_817[5]_i_6_n_0\
    );
\sub_ln1093_reg_817[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub4_i_reg_763(5),
      I1 => bLast_reg_782_pp0_iter1_reg,
      I2 => ap_sig_allocacmp_rem_load(3),
      O => \sub_ln1093_reg_817[5]_i_7_n_0\
    );
\sub_ln1093_reg_817[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(2),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(2),
      I4 => rem_1_reg_871(2),
      I5 => icmp_ln1084_reg_813,
      O => \sub_ln1093_reg_817[5]_i_8_n_0\
    );
\sub_ln1093_reg_817[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(9),
      I2 => rem_2_reg_841(9),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(9),
      O => \sub_ln1093_reg_817[9]_i_2_n_0\
    );
\sub_ln1093_reg_817[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(8),
      I2 => rem_2_reg_841(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(8),
      O => \sub_ln1093_reg_817[9]_i_3_n_0\
    );
\sub_ln1093_reg_817[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(7),
      I2 => rem_2_reg_841(7),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(7),
      O => \sub_ln1093_reg_817[9]_i_4_n_0\
    );
\sub_ln1093_reg_817[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(6),
      I2 => rem_2_reg_841(6),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(6),
      O => \sub_ln1093_reg_817[9]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817[0]_i_1_n_0\,
      Q => sub_ln1093_reg_817(0),
      R => '0'
    );
\sub_ln1093_reg_817_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[13]_i_1_n_7\,
      Q => sub_ln1093_reg_817(10),
      R => '0'
    );
\sub_ln1093_reg_817_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[13]_i_1_n_6\,
      Q => sub_ln1093_reg_817(11),
      R => '0'
    );
\sub_ln1093_reg_817_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[13]_i_1_n_5\,
      Q => sub_ln1093_reg_817(12),
      R => '0'
    );
\sub_ln1093_reg_817_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[13]_i_1_n_4\,
      Q => sub_ln1093_reg_817(13),
      R => '0'
    );
\sub_ln1093_reg_817_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[9]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[13]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[13]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[13]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[13]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[13]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[13]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[13]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[13]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[13]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[13]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[13]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[17]_i_1_n_7\,
      Q => sub_ln1093_reg_817(14),
      R => '0'
    );
\sub_ln1093_reg_817_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[17]_i_1_n_6\,
      Q => sub_ln1093_reg_817(15),
      R => '0'
    );
\sub_ln1093_reg_817_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[17]_i_1_n_5\,
      Q => sub_ln1093_reg_817(16),
      R => '0'
    );
\sub_ln1093_reg_817_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[17]_i_1_n_4\,
      Q => sub_ln1093_reg_817(17),
      R => '0'
    );
\sub_ln1093_reg_817_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[13]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[17]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[17]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[17]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[17]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[17]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[17]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[17]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[17]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[17]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[17]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[17]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[21]_i_1_n_7\,
      Q => sub_ln1093_reg_817(18),
      R => '0'
    );
\sub_ln1093_reg_817_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[21]_i_1_n_6\,
      Q => sub_ln1093_reg_817(19),
      R => '0'
    );
\sub_ln1093_reg_817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817[1]_i_1_n_0\,
      Q => sub_ln1093_reg_817(1),
      R => '0'
    );
\sub_ln1093_reg_817_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[21]_i_1_n_5\,
      Q => sub_ln1093_reg_817(20),
      R => '0'
    );
\sub_ln1093_reg_817_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[21]_i_1_n_4\,
      Q => sub_ln1093_reg_817(21),
      R => '0'
    );
\sub_ln1093_reg_817_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[17]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[21]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[21]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[21]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[21]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[21]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[21]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[21]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[21]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[21]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[21]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[21]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[25]_i_1_n_7\,
      Q => sub_ln1093_reg_817(22),
      R => '0'
    );
\sub_ln1093_reg_817_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[25]_i_1_n_6\,
      Q => sub_ln1093_reg_817(23),
      R => '0'
    );
\sub_ln1093_reg_817_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[25]_i_1_n_5\,
      Q => sub_ln1093_reg_817(24),
      R => '0'
    );
\sub_ln1093_reg_817_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[25]_i_1_n_4\,
      Q => sub_ln1093_reg_817(25),
      R => '0'
    );
\sub_ln1093_reg_817_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[21]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[25]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[25]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[25]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[25]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[25]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[25]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[25]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[25]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[25]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[25]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[25]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[29]_i_1_n_7\,
      Q => sub_ln1093_reg_817(26),
      R => '0'
    );
\sub_ln1093_reg_817_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[29]_i_1_n_6\,
      Q => sub_ln1093_reg_817(27),
      R => '0'
    );
\sub_ln1093_reg_817_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[29]_i_1_n_5\,
      Q => sub_ln1093_reg_817(28),
      R => '0'
    );
\sub_ln1093_reg_817_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[29]_i_1_n_4\,
      Q => sub_ln1093_reg_817(29),
      R => '0'
    );
\sub_ln1093_reg_817_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[25]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[29]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[29]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[29]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[29]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[29]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[29]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[29]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[29]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[29]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[29]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[29]_i_5_n_0\
    );
\sub_ln1093_reg_817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[5]_i_1_n_7\,
      Q => sub_ln1093_reg_817(2),
      R => '0'
    );
\sub_ln1093_reg_817_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[31]_i_1_n_7\,
      Q => sub_ln1093_reg_817(30),
      R => '0'
    );
\sub_ln1093_reg_817_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[31]_i_1_n_6\,
      Q => sub_ln1093_reg_817(31),
      R => '0'
    );
\sub_ln1093_reg_817_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sub_ln1093_reg_817_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln1093_reg_817_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sub_ln1093_reg_817_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sub_ln1093_reg_817_reg[31]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[31]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \sub_ln1093_reg_817[31]_i_2_n_0\,
      S(0) => \sub_ln1093_reg_817[31]_i_3_n_0\
    );
\sub_ln1093_reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[5]_i_1_n_6\,
      Q => sub_ln1093_reg_817(3),
      R => '0'
    );
\sub_ln1093_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[5]_i_1_n_5\,
      Q => sub_ln1093_reg_817(4),
      R => '0'
    );
\sub_ln1093_reg_817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[5]_i_1_n_4\,
      Q => sub_ln1093_reg_817(5),
      R => '0'
    );
\sub_ln1093_reg_817_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln1093_reg_817_reg[5]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[5]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[5]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[5]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => zext_ln1093_fu_281_p1(5 downto 4),
      DI(1) => \sub_ln1093_reg_817[5]_i_4_n_0\,
      DI(0) => '1',
      O(3) => \sub_ln1093_reg_817_reg[5]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[5]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[5]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[5]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[5]_i_5_n_0\,
      S(2) => \sub_ln1093_reg_817[5]_i_6_n_0\,
      S(1) => \sub_ln1093_reg_817[5]_i_7_n_0\,
      S(0) => \sub_ln1093_reg_817[5]_i_8_n_0\
    );
\sub_ln1093_reg_817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[9]_i_1_n_7\,
      Q => sub_ln1093_reg_817(6),
      R => '0'
    );
\sub_ln1093_reg_817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[9]_i_1_n_6\,
      Q => sub_ln1093_reg_817(7),
      R => '0'
    );
\sub_ln1093_reg_817_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[9]_i_1_n_5\,
      Q => sub_ln1093_reg_817(8),
      R => '0'
    );
\sub_ln1093_reg_817_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \sub_ln1093_reg_817_reg[9]_i_1_n_4\,
      Q => sub_ln1093_reg_817(9),
      R => '0'
    );
\sub_ln1093_reg_817_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1093_reg_817_reg[5]_i_1_n_0\,
      CO(3) => \sub_ln1093_reg_817_reg[9]_i_1_n_0\,
      CO(2) => \sub_ln1093_reg_817_reg[9]_i_1_n_1\,
      CO(1) => \sub_ln1093_reg_817_reg[9]_i_1_n_2\,
      CO(0) => \sub_ln1093_reg_817_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sub_ln1093_reg_817_reg[9]_i_1_n_4\,
      O(2) => \sub_ln1093_reg_817_reg[9]_i_1_n_5\,
      O(1) => \sub_ln1093_reg_817_reg[9]_i_1_n_6\,
      O(0) => \sub_ln1093_reg_817_reg[9]_i_1_n_7\,
      S(3) => \sub_ln1093_reg_817[9]_i_2_n_0\,
      S(2) => \sub_ln1093_reg_817[9]_i_3_n_0\,
      S(1) => \sub_ln1093_reg_817[9]_i_4_n_0\,
      S(0) => \sub_ln1093_reg_817[9]_i_5_n_0\
    );
\sub_ln414_1_reg_939[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[0]\,
      O => \sub_ln414_1_reg_939[0]_i_1_n_0\
    );
\sub_ln414_1_reg_939[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[1]\,
      O => \sub_ln414_1_reg_939[1]_i_1_n_0\
    );
\sub_ln414_1_reg_939[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rem_load_reg_804_reg_n_0_[2]\,
      O => \sub_ln414_1_reg_939[2]_i_1_n_0\
    );
\sub_ln414_1_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \sub_ln414_1_reg_939[0]_i_1_n_0\,
      Q => sub_ln414_1_reg_939(0),
      R => '0'
    );
\sub_ln414_1_reg_939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \sub_ln414_1_reg_939[1]_i_1_n_0\,
      Q => sub_ln414_1_reg_939(1),
      R => '0'
    );
\sub_ln414_1_reg_939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \sub_ln414_1_reg_939[2]_i_1_n_0\,
      Q => sub_ln414_1_reg_939(2),
      R => '0'
    );
\sub_ln414_2_reg_985[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_924_pp0_iter4_reg,
      I1 => trunc_ln414_reg_932_pp0_iter4_reg(0),
      O => \sub_ln414_2_reg_985[0]_i_1_n_0\
    );
\sub_ln414_2_reg_985[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_924_pp0_iter4_reg,
      I1 => trunc_ln414_reg_932_pp0_iter4_reg(1),
      O => \sub_ln414_2_reg_985[1]_i_1_n_0\
    );
\sub_ln414_2_reg_985[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_924_pp0_iter4_reg,
      I1 => trunc_ln414_reg_932_pp0_iter4_reg(2),
      O => \sub_ln414_2_reg_985[2]_i_1_n_0\
    );
\sub_ln414_2_reg_985[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I1 => icmp_ln1073_reg_778_pp0_iter4_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter4_reg,
      O => sub_ln414_2_reg_9850
    );
\sub_ln414_2_reg_985[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter4_reg(3),
      I1 => icmp_ln414_reg_924_pp0_iter4_reg,
      I2 => trunc_ln414_1_reg_865_pp0_iter4_reg(3),
      O => select_ln414_fu_552_p3(3)
    );
\sub_ln414_2_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_2_reg_9850,
      D => \sub_ln414_2_reg_985[0]_i_1_n_0\,
      Q => sub_ln414_2_reg_985(0),
      R => '0'
    );
\sub_ln414_2_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_2_reg_9850,
      D => \sub_ln414_2_reg_985[1]_i_1_n_0\,
      Q => sub_ln414_2_reg_985(1),
      R => '0'
    );
\sub_ln414_2_reg_985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_2_reg_9850,
      D => \sub_ln414_2_reg_985[2]_i_1_n_0\,
      Q => sub_ln414_2_reg_985(2),
      R => '0'
    );
\sub_ln414_2_reg_985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_2_reg_9850,
      D => select_ln414_fu_552_p3(3),
      Q => sub_ln414_2_reg_985(3),
      R => '0'
    );
\sub_ln414_reg_995[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      O => \sub_ln414_reg_995[1]_i_1_n_0\
    );
\sub_ln414_reg_995[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      O => sub_ln414_fu_563_p2(2)
    );
\sub_ln414_reg_995[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I1 => icmp_ln1073_reg_778_pp0_iter5_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter5_reg,
      I3 => icmp_ln1085_reg_889_pp0_iter5_reg,
      O => sub_ln414_reg_9950
    );
\sub_ln414_reg_995[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln414_reg_932_pp0_iter5_reg(2),
      I1 => trunc_ln414_reg_932_pp0_iter5_reg(0),
      I2 => trunc_ln414_reg_932_pp0_iter5_reg(1),
      I3 => trunc_ln414_reg_932_pp0_iter5_reg(3),
      O => sub_ln414_fu_563_p2(3)
    );
\sub_ln414_reg_995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9950,
      D => trunc_ln414_reg_932_pp0_iter5_reg(0),
      Q => sub_ln414_reg_995(0),
      R => '0'
    );
\sub_ln414_reg_995_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9950,
      D => \sub_ln414_reg_995[1]_i_1_n_0\,
      Q => sub_ln414_reg_995(1),
      R => '0'
    );
\sub_ln414_reg_995_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9950,
      D => sub_ln414_fu_563_p2(2),
      Q => sub_ln414_reg_995(2),
      R => '0'
    );
\sub_ln414_reg_995_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9950,
      D => sub_ln414_fu_563_p2(3),
      Q => sub_ln414_reg_995(3),
      R => '0'
    );
\sub_ln674_2_reg_959[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => trunc_ln674_reg_851_pp0_iter3_reg(1),
      I1 => icmp_ln674_reg_899,
      I2 => trunc_ln674_reg_851_pp0_iter3_reg(0),
      O => \sub_ln674_2_reg_959[1]_i_1_n_0\
    );
\sub_ln674_2_reg_959[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => trunc_ln674_reg_851_pp0_iter3_reg(2),
      I1 => icmp_ln674_reg_899,
      I2 => trunc_ln674_reg_851_pp0_iter3_reg(1),
      I3 => trunc_ln674_reg_851_pp0_iter3_reg(0),
      O => \sub_ln674_2_reg_959[2]_i_1_n_0\
    );
\sub_ln674_2_reg_959[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6666666"
    )
        port map (
      I0 => trunc_ln674_reg_851_pp0_iter3_reg(3),
      I1 => icmp_ln674_reg_899,
      I2 => trunc_ln674_reg_851_pp0_iter3_reg(2),
      I3 => trunc_ln674_reg_851_pp0_iter3_reg(0),
      I4 => trunc_ln674_reg_851_pp0_iter3_reg(1),
      O => \sub_ln674_2_reg_959[3]_i_1_n_0\
    );
\sub_ln674_2_reg_959[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666666666666"
    )
        port map (
      I0 => trunc_ln674_reg_851_pp0_iter3_reg(4),
      I1 => icmp_ln674_reg_899,
      I2 => trunc_ln674_reg_851_pp0_iter3_reg(3),
      I3 => trunc_ln674_reg_851_pp0_iter3_reg(1),
      I4 => trunc_ln674_reg_851_pp0_iter3_reg(0),
      I5 => trunc_ln674_reg_851_pp0_iter3_reg(2),
      O => \sub_ln674_2_reg_959[4]_i_1_n_0\
    );
\sub_ln674_2_reg_959[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I1 => icmp_ln1073_reg_778_pp0_iter3_reg,
      I2 => icmp_ln1084_reg_813_pp0_iter3_reg,
      I3 => \icmp_ln1085_reg_889_reg_n_0_[0]\,
      O => sub_ln674_2_reg_9590
    );
\sub_ln674_2_reg_959[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \sub_ln674_2_reg_959[5]_i_3_n_0\,
      I1 => trunc_ln674_reg_851_pp0_iter3_reg(4),
      I2 => icmp_ln674_reg_899,
      I3 => trunc_ln674_reg_851_pp0_iter3_reg(5),
      O => select_ln674_fu_490_p3(5)
    );
\sub_ln674_2_reg_959[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln674_reg_851_pp0_iter3_reg(3),
      I1 => trunc_ln674_reg_851_pp0_iter3_reg(1),
      I2 => trunc_ln674_reg_851_pp0_iter3_reg(0),
      I3 => trunc_ln674_reg_851_pp0_iter3_reg(2),
      O => \sub_ln674_2_reg_959[5]_i_3_n_0\
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(0),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(0),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(1),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(1),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(2),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(2),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(3),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(3),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(4),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(4),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959(5),
      Q => sub_ln674_2_reg_959_pp0_iter5_reg(5),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(0),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(0),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(1),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(1),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(2),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(2),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(3),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(3),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(4),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(4),
      R => '0'
    );
\sub_ln674_2_reg_959_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_2_reg_959_pp0_iter5_reg(5),
      Q => sub_ln674_2_reg_959_pp0_iter6_reg(5),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => trunc_ln674_reg_851_pp0_iter3_reg(0),
      Q => sub_ln674_2_reg_959(0),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => \sub_ln674_2_reg_959[1]_i_1_n_0\,
      Q => sub_ln674_2_reg_959(1),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => \sub_ln674_2_reg_959[2]_i_1_n_0\,
      Q => sub_ln674_2_reg_959(2),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => \sub_ln674_2_reg_959[3]_i_1_n_0\,
      Q => sub_ln674_2_reg_959(3),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => \sub_ln674_2_reg_959[4]_i_1_n_0\,
      Q => sub_ln674_2_reg_959(4),
      R => '0'
    );
\sub_ln674_2_reg_959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_2_reg_9590,
      D => select_ln674_fu_490_p3(5),
      Q => sub_ln674_2_reg_959(5),
      R => '0'
    );
sub_ln674_7_fu_474_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln674_7_fu_474_p2_carry_n_0,
      CO(2) => sub_ln674_7_fu_474_p2_carry_n_1,
      CO(1) => sub_ln674_7_fu_474_p2_carry_n_2,
      CO(0) => sub_ln674_7_fu_474_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => sub_ln674_7_fu_474_p2_carry_i_1_n_0,
      DI(2) => sub_ln674_7_fu_474_p2_carry_i_2_n_0,
      DI(1) => sub_ln674_7_fu_474_p2_carry_i_3_n_0,
      DI(0) => sub_ln674_7_fu_474_p2_carry_i_4_n_0,
      O(3 downto 0) => sub_ln674_7_fu_474_p2(3 downto 0),
      S(3) => sub_ln674_7_fu_474_p2_carry_i_5_n_0,
      S(2) => sub_ln674_7_fu_474_p2_carry_i_6_n_0,
      S(1) => sub_ln674_7_fu_474_p2_carry_i_7_n_0,
      S(0) => sub_ln674_7_fu_474_p2_carry_i_8_n_0
    );
\sub_ln674_7_fu_474_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln674_7_fu_474_p2_carry_n_0,
      CO(3 downto 1) => \NLW_sub_ln674_7_fu_474_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln674_7_fu_474_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sub_ln674_7_fu_474_p2_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_sub_ln674_7_fu_474_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln674_7_fu_474_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \sub_ln674_7_fu_474_p2_carry__0_i_2_n_0\,
      S(0) => \sub_ln674_7_fu_474_p2_carry__0_i_3_n_0\
    );
\sub_ln674_7_fu_474_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(4),
      I1 => icmp_ln674_1_reg_882,
      I2 => trunc_ln674_2_reg_835_pp0_iter3_reg(4),
      O => \sub_ln674_7_fu_474_p2_carry__0_i_1_n_0\
    );
\sub_ln674_7_fu_474_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(5),
      I1 => trunc_ln674_2_reg_835_pp0_iter3_reg(5),
      O => \sub_ln674_7_fu_474_p2_carry__0_i_2_n_0\
    );
\sub_ln674_7_fu_474_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_2_reg_835_pp0_iter3_reg(4),
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(4),
      O => \sub_ln674_7_fu_474_p2_carry__0_i_3_n_0\
    );
sub_ln674_7_fu_474_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(3),
      I1 => icmp_ln674_1_reg_882,
      I2 => trunc_ln674_2_reg_835_pp0_iter3_reg(3),
      O => sub_ln674_7_fu_474_p2_carry_i_1_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(2),
      I1 => icmp_ln674_1_reg_882,
      I2 => trunc_ln674_2_reg_835_pp0_iter3_reg(2),
      O => sub_ln674_7_fu_474_p2_carry_i_2_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(1),
      I1 => icmp_ln674_1_reg_882,
      I2 => trunc_ln674_2_reg_835_pp0_iter3_reg(1),
      O => sub_ln674_7_fu_474_p2_carry_i_3_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => trunc_ln674_1_reg_827_pp0_iter3_reg(0),
      I1 => icmp_ln674_1_reg_882,
      I2 => trunc_ln674_2_reg_835_pp0_iter3_reg(0),
      O => sub_ln674_7_fu_474_p2_carry_i_4_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_2_reg_835_pp0_iter3_reg(3),
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(3),
      O => sub_ln674_7_fu_474_p2_carry_i_5_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_2_reg_835_pp0_iter3_reg(2),
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(2),
      O => sub_ln674_7_fu_474_p2_carry_i_6_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_2_reg_835_pp0_iter3_reg(1),
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(1),
      O => sub_ln674_7_fu_474_p2_carry_i_7_n_0
    );
sub_ln674_7_fu_474_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_2_reg_835_pp0_iter3_reg(0),
      I1 => trunc_ln674_1_reg_827_pp0_iter3_reg(0),
      O => sub_ln674_7_fu_474_p2_carry_i_8_n_0
    );
\sub_ln674_7_reg_954[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1084_reg_813_pp0_iter3_reg,
      I1 => icmp_ln1073_reg_778_pp0_iter3_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      O => select_ln674_4_reg_9440
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(0),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(0),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(1),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(1),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(2),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(2),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(3),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(3),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(4),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(4),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954(5),
      Q => sub_ln674_7_reg_954_pp0_iter5_reg(5),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(0),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(0),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(1),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(1),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(2),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(2),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(3),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(3),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(4),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(4),
      R => '0'
    );
\sub_ln674_7_reg_954_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_7_reg_954_pp0_iter5_reg(5),
      Q => sub_ln674_7_reg_954_pp0_iter6_reg(5),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(0),
      Q => sub_ln674_7_reg_954(0),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(1),
      Q => sub_ln674_7_reg_954(1),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(2),
      Q => sub_ln674_7_reg_954(2),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(3),
      Q => sub_ln674_7_reg_954(3),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(4),
      Q => sub_ln674_7_reg_954(4),
      R => '0'
    );
\sub_ln674_7_reg_954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_4_reg_9440,
      D => sub_ln674_7_fu_474_p2(5),
      Q => sub_ln674_7_reg_954(5),
      R => '0'
    );
\sub_ln674_8_reg_1021[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => last_blk_width_read_reg_746(3),
      I1 => bLast_reg_782_pp0_iter7_reg,
      I2 => lshr_32ns_6ns_32_2_1_U42_n_1,
      I3 => sub_ln674_8_reg_1021(3),
      O => \sub_ln674_8_reg_1021[3]_i_1_n_0\
    );
\sub_ln674_8_reg_1021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln674_8_reg_1021[3]_i_1_n_0\,
      Q => sub_ln674_8_reg_1021(3),
      R => '0'
    );
\tmp_8_reg_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(0),
      Q => tmp_8_reg_914(0),
      R => '0'
    );
\tmp_8_reg_914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(1),
      Q => tmp_8_reg_914(1),
      R => '0'
    );
\tmp_8_reg_914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(2),
      Q => tmp_8_reg_914(2),
      R => '0'
    );
\tmp_8_reg_914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(3),
      Q => tmp_8_reg_914(3),
      R => '0'
    );
\tmp_8_reg_914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(4),
      Q => tmp_8_reg_914(4),
      R => '0'
    );
\tmp_8_reg_914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(5),
      Q => tmp_8_reg_914(5),
      R => '0'
    );
\tmp_8_reg_914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(6),
      Q => tmp_8_reg_914(6),
      R => '0'
    );
\tmp_8_reg_914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => D(7),
      Q => tmp_8_reg_914(7),
      R => '0'
    );
\tmp_reg_846[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(16),
      I2 => rem_2_reg_841(16),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(16),
      O => \tmp_reg_846[11]_i_2_n_0\
    );
\tmp_reg_846[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(15),
      I2 => rem_2_reg_841(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(15),
      O => \tmp_reg_846[11]_i_3_n_0\
    );
\tmp_reg_846[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(14),
      I2 => rem_2_reg_841(14),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(14),
      O => \tmp_reg_846[11]_i_4_n_0\
    );
\tmp_reg_846[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(13),
      I2 => rem_2_reg_841(13),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(13),
      O => \tmp_reg_846[11]_i_5_n_0\
    );
\tmp_reg_846[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(20),
      I2 => rem_2_reg_841(20),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(20),
      O => \tmp_reg_846[15]_i_2_n_0\
    );
\tmp_reg_846[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(19),
      I2 => rem_2_reg_841(19),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(19),
      O => \tmp_reg_846[15]_i_3_n_0\
    );
\tmp_reg_846[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(18),
      I2 => rem_2_reg_841(18),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(18),
      O => \tmp_reg_846[15]_i_4_n_0\
    );
\tmp_reg_846[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(17),
      I2 => rem_2_reg_841(17),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(17),
      O => \tmp_reg_846[15]_i_5_n_0\
    );
\tmp_reg_846[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(24),
      I2 => rem_2_reg_841(24),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(24),
      O => \tmp_reg_846[19]_i_2_n_0\
    );
\tmp_reg_846[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(23),
      I2 => rem_2_reg_841(23),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(23),
      O => \tmp_reg_846[19]_i_3_n_0\
    );
\tmp_reg_846[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(22),
      I2 => rem_2_reg_841(22),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(22),
      O => \tmp_reg_846[19]_i_4_n_0\
    );
\tmp_reg_846[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(21),
      I2 => rem_2_reg_841(21),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(21),
      O => \tmp_reg_846[19]_i_5_n_0\
    );
\tmp_reg_846[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(28),
      I2 => rem_2_reg_841(28),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(28),
      O => \tmp_reg_846[23]_i_2_n_0\
    );
\tmp_reg_846[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(27),
      I2 => rem_2_reg_841(27),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(27),
      O => \tmp_reg_846[23]_i_3_n_0\
    );
\tmp_reg_846[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(26),
      I2 => rem_2_reg_841(26),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(26),
      O => \tmp_reg_846[23]_i_4_n_0\
    );
\tmp_reg_846[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(25),
      I2 => rem_2_reg_841(25),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(25),
      O => \tmp_reg_846[23]_i_5_n_0\
    );
\tmp_reg_846[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(31),
      I2 => rem_2_reg_841(31),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(31),
      O => \tmp_reg_846[26]_i_2_n_0\
    );
\tmp_reg_846[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(30),
      I2 => rem_2_reg_841(30),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(30),
      O => \tmp_reg_846[26]_i_3_n_0\
    );
\tmp_reg_846[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(29),
      I2 => rem_2_reg_841(29),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(29),
      O => \tmp_reg_846[26]_i_4_n_0\
    );
\tmp_reg_846[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(5),
      I2 => rem_2_reg_841(5),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(5),
      O => \tmp_reg_846[3]_i_2_n_0\
    );
\tmp_reg_846[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(8),
      I2 => rem_2_reg_841(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(8),
      O => \tmp_reg_846[3]_i_3_n_0\
    );
\tmp_reg_846[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(7),
      I2 => rem_2_reg_841(7),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(7),
      O => \tmp_reg_846[3]_i_4_n_0\
    );
\tmp_reg_846[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(6),
      I2 => rem_2_reg_841(6),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(6),
      O => \tmp_reg_846[3]_i_5_n_0\
    );
\tmp_reg_846[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA2A2AEA2AEA2A"
    )
        port map (
      I0 => rem_fu_94(5),
      I1 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => rem_2_reg_841(5),
      I4 => rem_1_reg_871(5),
      I5 => icmp_ln1084_reg_813,
      O => \tmp_reg_846[3]_i_6_n_0\
    );
\tmp_reg_846[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(12),
      I2 => rem_2_reg_841(12),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(12),
      O => \tmp_reg_846[7]_i_2_n_0\
    );
\tmp_reg_846[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(11),
      I2 => rem_2_reg_841(11),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(11),
      O => \tmp_reg_846[7]_i_3_n_0\
    );
\tmp_reg_846[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(10),
      I2 => rem_2_reg_841(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(10),
      O => \tmp_reg_846[7]_i_4_n_0\
    );
\tmp_reg_846[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(9),
      I2 => rem_2_reg_841(9),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(9),
      O => \tmp_reg_846[7]_i_5_n_0\
    );
\tmp_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(0),
      Q => tmp_reg_846(0),
      R => '0'
    );
\tmp_reg_846_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(10),
      Q => tmp_reg_846(10),
      R => '0'
    );
\tmp_reg_846_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(11),
      Q => tmp_reg_846(11),
      R => '0'
    );
\tmp_reg_846_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[7]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[11]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[11]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[11]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \tmp_reg_846[11]_i_2_n_0\,
      S(2) => \tmp_reg_846[11]_i_3_n_0\,
      S(1) => \tmp_reg_846[11]_i_4_n_0\,
      S(0) => \tmp_reg_846[11]_i_5_n_0\
    );
\tmp_reg_846_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(12),
      Q => tmp_reg_846(12),
      R => '0'
    );
\tmp_reg_846_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(13),
      Q => tmp_reg_846(13),
      R => '0'
    );
\tmp_reg_846_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(14),
      Q => tmp_reg_846(14),
      R => '0'
    );
\tmp_reg_846_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(15),
      Q => tmp_reg_846(15),
      R => '0'
    );
\tmp_reg_846_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[11]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[15]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[15]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[15]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \tmp_reg_846[15]_i_2_n_0\,
      S(2) => \tmp_reg_846[15]_i_3_n_0\,
      S(1) => \tmp_reg_846[15]_i_4_n_0\,
      S(0) => \tmp_reg_846[15]_i_5_n_0\
    );
\tmp_reg_846_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(16),
      Q => tmp_reg_846(16),
      R => '0'
    );
\tmp_reg_846_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(17),
      Q => tmp_reg_846(17),
      R => '0'
    );
\tmp_reg_846_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(18),
      Q => tmp_reg_846(18),
      R => '0'
    );
\tmp_reg_846_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(19),
      Q => tmp_reg_846(19),
      R => '0'
    );
\tmp_reg_846_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[15]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[19]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[19]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[19]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \tmp_reg_846[19]_i_2_n_0\,
      S(2) => \tmp_reg_846[19]_i_3_n_0\,
      S(1) => \tmp_reg_846[19]_i_4_n_0\,
      S(0) => \tmp_reg_846[19]_i_5_n_0\
    );
\tmp_reg_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(1),
      Q => tmp_reg_846(1),
      R => '0'
    );
\tmp_reg_846_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(20),
      Q => tmp_reg_846(20),
      R => '0'
    );
\tmp_reg_846_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(21),
      Q => tmp_reg_846(21),
      R => '0'
    );
\tmp_reg_846_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(22),
      Q => tmp_reg_846(22),
      R => '0'
    );
\tmp_reg_846_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(23),
      Q => tmp_reg_846(23),
      R => '0'
    );
\tmp_reg_846_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[19]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[23]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[23]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[23]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \tmp_reg_846[23]_i_2_n_0\,
      S(2) => \tmp_reg_846[23]_i_3_n_0\,
      S(1) => \tmp_reg_846[23]_i_4_n_0\,
      S(0) => \tmp_reg_846[23]_i_5_n_0\
    );
\tmp_reg_846_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(24),
      Q => tmp_reg_846(24),
      R => '0'
    );
\tmp_reg_846_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(25),
      Q => tmp_reg_846(25),
      R => '0'
    );
\tmp_reg_846_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(26),
      Q => tmp_reg_846(26),
      R => '0'
    );
\tmp_reg_846_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg_846_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg_846_reg[26]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_reg_846_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(26 downto 24),
      S(3) => '0',
      S(2) => \tmp_reg_846[26]_i_2_n_0\,
      S(1) => \tmp_reg_846[26]_i_3_n_0\,
      S(0) => \tmp_reg_846[26]_i_4_n_0\
    );
\tmp_reg_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(2),
      Q => tmp_reg_846(2),
      R => '0'
    );
\tmp_reg_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(3),
      Q => tmp_reg_846(3),
      R => '0'
    );
\tmp_reg_846_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln674_reg_851_reg[4]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[3]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[3]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[3]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_reg_846[3]_i_2_n_0\,
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \tmp_reg_846[3]_i_3_n_0\,
      S(2) => \tmp_reg_846[3]_i_4_n_0\,
      S(1) => \tmp_reg_846[3]_i_5_n_0\,
      S(0) => \tmp_reg_846[3]_i_6_n_0\
    );
\tmp_reg_846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(4),
      Q => tmp_reg_846(4),
      R => '0'
    );
\tmp_reg_846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(5),
      Q => tmp_reg_846(5),
      R => '0'
    );
\tmp_reg_846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(6),
      Q => tmp_reg_846(6),
      R => '0'
    );
\tmp_reg_846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(7),
      Q => tmp_reg_846(7),
      R => '0'
    );
\tmp_reg_846_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_846_reg[3]_i_1_n_0\,
      CO(3) => \tmp_reg_846_reg[7]_i_1_n_0\,
      CO(2) => \tmp_reg_846_reg[7]_i_1_n_1\,
      CO(1) => \tmp_reg_846_reg[7]_i_1_n_2\,
      CO(0) => \tmp_reg_846_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \tmp_reg_846[7]_i_2_n_0\,
      S(2) => \tmp_reg_846[7]_i_3_n_0\,
      S(1) => \tmp_reg_846[7]_i_4_n_0\,
      S(0) => \tmp_reg_846[7]_i_5_n_0\
    );
\tmp_reg_846_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(8),
      Q => tmp_reg_846(8),
      R => '0'
    );
\tmp_reg_846_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => p_0_in(9),
      Q => tmp_reg_846(9),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932(0),
      Q => trunc_ln414_reg_932_pp0_iter4_reg(0),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932(1),
      Q => trunc_ln414_reg_932_pp0_iter4_reg(1),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932(2),
      Q => trunc_ln414_reg_932_pp0_iter4_reg(2),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932(3),
      Q => trunc_ln414_reg_932_pp0_iter4_reg(3),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932_pp0_iter4_reg(0),
      Q => trunc_ln414_reg_932_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932_pp0_iter4_reg(1),
      Q => trunc_ln414_reg_932_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932_pp0_iter4_reg(2),
      Q => trunc_ln414_reg_932_pp0_iter5_reg(2),
      R => '0'
    );
\trunc_ln1086_reg_894_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_932_pp0_iter4_reg(3),
      Q => trunc_ln414_reg_932_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln1086_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \rem_load_reg_804_reg_n_0_[0]\,
      Q => trunc_ln414_reg_932(0),
      R => '0'
    );
\trunc_ln1086_reg_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \rem_load_reg_804_reg_n_0_[1]\,
      Q => trunc_ln414_reg_932(1),
      R => '0'
    );
\trunc_ln1086_reg_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \rem_load_reg_804_reg_n_0_[2]\,
      Q => trunc_ln414_reg_932(2),
      R => '0'
    );
\trunc_ln1086_reg_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_reg_924[0]_i_1_n_0\,
      D => \rem_load_reg_804_reg_n_0_[3]\,
      Q => trunc_ln414_reg_932(3),
      R => '0'
    );
\trunc_ln414_1_reg_865_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1090_reg_859(4),
      Q => trunc_ln414_1_reg_865_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln414_1_reg_865_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_865_pp0_iter3_reg(3),
      Q => trunc_ln414_1_reg_865_pp0_iter4_reg(3),
      R => '0'
    );
\trunc_ln414_1_reg_865_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_865_pp0_iter4_reg(3),
      Q => trunc_ln414_1_reg_865_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(0),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(1),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(2),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(3),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(4),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(4),
      R => '0'
    );
\trunc_ln674_1_reg_827_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_1_reg_827(5),
      Q => trunc_ln674_1_reg_827_pp0_iter3_reg(5),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => ap_sig_allocacmp_rem_load(0),
      Q => trunc_ln674_1_reg_827(0),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_7\,
      Q => trunc_ln674_1_reg_827(1),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_6\,
      Q => trunc_ln674_1_reg_827(2),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_5\,
      Q => trunc_ln674_1_reg_827(3),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_4\,
      Q => trunc_ln674_1_reg_827(4),
      R => '0'
    );
\trunc_ln674_1_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rem_2_reg_8410,
      D => p_0_in(0),
      Q => trunc_ln674_1_reg_827(5),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(0),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(1),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(2),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(3),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(4),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(4),
      R => '0'
    );
\trunc_ln674_2_reg_835_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln1093_reg_817(5),
      Q => trunc_ln674_2_reg_835_pp0_iter3_reg(5),
      R => '0'
    );
\trunc_ln674_reg_851[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(4),
      I2 => rem_2_reg_841(4),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(4),
      O => \trunc_ln674_reg_851[4]_i_2_n_0\
    );
\trunc_ln674_reg_851[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(3),
      I2 => rem_2_reg_841(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(3),
      O => \trunc_ln674_reg_851[4]_i_3_n_0\
    );
\trunc_ln674_reg_851[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(2),
      I2 => rem_2_reg_841(2),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(2),
      O => \trunc_ln674_reg_851[4]_i_4_n_0\
    );
\trunc_ln674_reg_851[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700000027FFFFFF"
    )
        port map (
      I0 => icmp_ln1084_reg_813,
      I1 => rem_1_reg_871(1),
      I2 => rem_2_reg_841(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln1073_reg_778_pp0_iter2_reg,
      I5 => rem_fu_94(1),
      O => \trunc_ln674_reg_851[4]_i_5_n_0\
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rem_1_reg_871(0),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_851(1),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_851(2),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_851(3),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_851(4),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(4),
      R => '0'
    );
\trunc_ln674_reg_851_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_846(0),
      Q => trunc_ln674_reg_851_pp0_iter3_reg(5),
      R => '0'
    );
\trunc_ln674_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_7\,
      Q => trunc_ln674_reg_851(1),
      R => '0'
    );
\trunc_ln674_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_6\,
      Q => trunc_ln674_reg_851(2),
      R => '0'
    );
\trunc_ln674_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_5\,
      Q => trunc_ln674_reg_851(3),
      R => '0'
    );
\trunc_ln674_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1090_reg_8590,
      D => \trunc_ln674_reg_851_reg[4]_i_1_n_4\,
      Q => trunc_ln674_reg_851(4),
      R => '0'
    );
\trunc_ln674_reg_851_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln674_reg_851_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln674_reg_851_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln674_reg_851_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln674_reg_851_reg[4]_i_1_n_3\,
      CYINIT => \sub_ln1093_reg_817[0]_i_1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \trunc_ln674_reg_851_reg[4]_i_1_n_4\,
      O(2) => \trunc_ln674_reg_851_reg[4]_i_1_n_5\,
      O(1) => \trunc_ln674_reg_851_reg[4]_i_1_n_6\,
      O(0) => \trunc_ln674_reg_851_reg[4]_i_1_n_7\,
      S(3) => \trunc_ln674_reg_851[4]_i_2_n_0\,
      S(2) => \trunc_ln674_reg_851[4]_i_3_n_0\,
      S(1) => \trunc_ln674_reg_851[4]_i_4_n_0\,
      S(0) => \trunc_ln674_reg_851[4]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \localbuffer_V_fu_80_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_channel_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MatStream2AxiStream_U0_cols_bound_per_npc_read : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    MatStream2AxiStream_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \rows_read_reg_366_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_V_reg_428_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_5__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_0 : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_n_1\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bLast_fu_230_p2_carry__1_n_3\ : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_5_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_6_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_7_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_i_8_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_n_0 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_n_1 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_n_2 : STD_LOGIC;
  signal bLast_fu_230_p2_carry_n_3 : STD_LOGIC;
  signal cols_bound_per_npc_read_reg_371 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal filled_V_1_fu_286_p2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal filled_V_1_reg_448_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal filled_V_reg_138 : STD_LOGIC;
  signal filled_V_reg_1380 : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[0]\ : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[1]\ : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[2]\ : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[3]\ : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[4]\ : STD_LOGIC;
  signal \filled_V_reg_138_reg_n_0_[5]\ : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2 : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__2_n_3\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_n_1\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_n_2\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__3_n_3\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_fu_200_p2_carry__4_n_3\ : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1324_fu_200_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1324_reg_413 : STD_LOGIC;
  signal \icmp_ln1324_reg_413[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_n_0\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1329_fu_195_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_11_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_12_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_13_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_14_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_15_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_16_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_17_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1329_fu_195_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1329_reg_408 : STD_LOGIC;
  signal \icmp_ln1329_reg_408[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln878_fu_252_p2 : STD_LOGIC;
  signal icmp_ln878_reg_433 : STD_LOGIC;
  signal \icmp_ln878_reg_433[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln878_reg_433[0]_i_3_n_0\ : STD_LOGIC;
  signal icmp_ln878_reg_433_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal indvar_flatten_reg_115 : STD_LOGIC;
  signal indvar_flatten_reg_1150 : STD_LOGIC;
  signal \indvar_flatten_reg_115[0]_i_4_n_0\ : STD_LOGIC;
  signal indvar_flatten_reg_115_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_115_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal j_1_reg_417 : STD_LOGIC;
  signal \j_1_reg_417[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[0]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[0]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[0]_i_6_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[12]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[12]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[12]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[12]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[16]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[16]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[16]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[16]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[20]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[20]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[20]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[20]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[24]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[24]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[24]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[24]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[28]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[28]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[28]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[4]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[4]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[4]_i_5_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[8]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[8]_i_3_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[8]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_417[8]_i_5_n_0\ : STD_LOGIC;
  signal j_1_reg_417_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \j_1_reg_417_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_1_reg_417_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal j_reg_126 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal j_reg_1260 : STD_LOGIC;
  signal j_reg_126_0 : STD_LOGIC;
  signal last_blk_width_read_reg_388 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal localbuffer_V_3_fu_336_p3 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal localbuffer_V_3_reg_459 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal localbuffer_V_3_reg_4590 : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[0]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[16]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[16]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[16]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[17]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[1]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[20]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[22]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[22]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[22]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[23]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[24]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[24]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[25]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[25]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[25]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[26]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[26]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[26]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[26]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[28]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[28]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[28]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[28]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[29]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[29]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[29]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[29]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[2]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[2]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[30]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[30]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[30]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[31]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[31]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[31]_i_5_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[3]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[3]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[4]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[5]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[5]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[5]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[5]_i_5_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[6]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[7]_i_2_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[7]_i_3_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459[7]_i_4_n_0\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[0]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[10]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[11]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[12]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[13]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[14]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[15]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[16]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[17]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[18]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[19]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[1]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[20]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[21]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[22]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[23]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[24]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[25]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[26]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[27]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[28]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[29]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[2]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[30]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[31]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[3]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[4]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[5]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[6]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[7]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[8]\ : STD_LOGIC;
  signal \localbuffer_V_3_reg_459_reg_n_0_[9]\ : STD_LOGIC;
  signal localbuffer_V_fu_80 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \localbuffer_V_fu_80[31]_i_2_n_0\ : STD_LOGIC;
  signal mul_ln1310_reg_398 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_2_fu_305_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_2_reg_453 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_2_reg_4530 : STD_LOGIC;
  signal \ret_2_reg_453[0]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[0]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[10]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[11]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[12]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[13]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[14]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[15]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[16]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[16]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[16]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[17]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[17]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[17]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[17]_i_5_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[18]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[19]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[1]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[1]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[20]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[21]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[22]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[23]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[24]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[24]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[25]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[25]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[26]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[26]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[26]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[27]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[28]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[28]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[28]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[28]_i_5_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[28]_i_6_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[29]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[29]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[29]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[29]_i_5_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[29]_i_6_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[2]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[30]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[30]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[30]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[30]_i_5_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[30]_i_6_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[31]_i_3_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[31]_i_4_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[31]_i_5_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[31]_i_6_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[3]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[4]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[5]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[6]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[7]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[8]_i_2_n_0\ : STD_LOGIC;
  signal \ret_2_reg_453[9]_i_2_n_0\ : STD_LOGIC;
  signal ret_fu_262_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ret_reg_437 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ret_reg_4370 : STD_LOGIC;
  signal \ret_reg_437[3]_i_2_n_0\ : STD_LOGIC;
  signal \ret_reg_437[4]_i_2_n_0\ : STD_LOGIC;
  signal \ret_reg_437[6]_i_3_n_0\ : STD_LOGIC;
  signal \ret_reg_437[6]_i_4_n_0\ : STD_LOGIC;
  signal rows_read_reg_366 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal sub_i_fu_180_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_fu_180_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_i_fu_180_p2_carry__6_n_3\ : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_n_0 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_n_1 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_n_2 : STD_LOGIC;
  signal sub_i_fu_180_p2_carry_n_3 : STD_LOGIC;
  signal sub_i_reg_393 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln546_reg_443 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sub_ln546_reg_443[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln546_reg_443[4]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_V_reg_428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xf_bits_per_clock_reg_422[3]_i_1_n_0\ : STD_LOGIC;
  signal \xf_bits_per_clock_reg_422_reg_n_0_[3]\ : STD_LOGIC;
  signal zext_ln1347_fu_258_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \zext_ln1347_fu_258_p1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal NLW_bLast_fu_230_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_230_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_230_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bLast_fu_230_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1324_fu_200_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1324_fu_200_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1329_fu_195_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1329_fu_195_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1329_fu_195_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1329_fu_195_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_1_reg_417_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_1_reg_417_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_i_fu_180_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_fu_180_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \filled_V_1_reg_448[3]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1\ : label is "soft_lutpair426";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1329_fu_195_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1329_fu_195_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1329_fu_195_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1329_fu_195_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1\ : label is "soft_lutpair426";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_115_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_1_reg_417_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[10]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[12]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[13]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[14]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[17]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[18]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[21]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[22]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[22]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[24]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[25]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[26]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[26]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[28]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[29]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[2]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[2]_i_3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[30]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[30]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[3]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[3]_i_3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[4]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[5]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[5]_i_3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[5]_i_4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[5]_i_5\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[7]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[7]_i_4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[8]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \localbuffer_V_3_reg_459[9]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ret_2_reg_453[0]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ret_2_reg_453[16]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ret_2_reg_453[17]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ret_2_reg_453[17]_i_5\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ret_2_reg_453[1]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ret_2_reg_453[24]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ret_2_reg_453[25]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ret_2_reg_453[28]_i_6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ret_2_reg_453[29]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ret_2_reg_453[29]_i_6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ret_2_reg_453[30]_i_2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ret_2_reg_453[31]_i_6\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ret_2_reg_453[8]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ret_2_reg_453[9]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ret_reg_437[4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ret_reg_437[5]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ret_reg_437[6]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ret_reg_437[6]_i_4\ : label is "soft_lutpair403";
  attribute ADDER_THRESHOLD of sub_i_fu_180_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_fu_180_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln546_reg_443[3]_i_1\ : label is "soft_lutpair415";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(0),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[0]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(0),
      O => \localbuffer_V_fu_80_reg[31]_0\(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(10),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[10]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(10),
      O => \localbuffer_V_fu_80_reg[31]_0\(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(11),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[11]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(11),
      O => \localbuffer_V_fu_80_reg[31]_0\(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(12),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[12]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(12),
      O => \localbuffer_V_fu_80_reg[31]_0\(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(13),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[13]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(13),
      O => \localbuffer_V_fu_80_reg[31]_0\(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(14),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[14]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(14),
      O => \localbuffer_V_fu_80_reg[31]_0\(14)
    );
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(15),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[15]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(15),
      O => \localbuffer_V_fu_80_reg[31]_0\(15)
    );
\SRL_SIG[0][16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(16),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[16]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(16),
      O => \localbuffer_V_fu_80_reg[31]_0\(16)
    );
\SRL_SIG[0][17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(17),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[17]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(17),
      O => \localbuffer_V_fu_80_reg[31]_0\(17)
    );
\SRL_SIG[0][18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(18),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[18]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(18),
      O => \localbuffer_V_fu_80_reg[31]_0\(18)
    );
\SRL_SIG[0][19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(19),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[19]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(19),
      O => \localbuffer_V_fu_80_reg[31]_0\(19)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(1),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[1]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(1),
      O => \localbuffer_V_fu_80_reg[31]_0\(1)
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(20),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[20]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(20),
      O => \localbuffer_V_fu_80_reg[31]_0\(20)
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(21),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[21]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(21),
      O => \localbuffer_V_fu_80_reg[31]_0\(21)
    );
\SRL_SIG[0][22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(22),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[22]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(22),
      O => \localbuffer_V_fu_80_reg[31]_0\(22)
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(23),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[23]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(23),
      O => \localbuffer_V_fu_80_reg[31]_0\(23)
    );
\SRL_SIG[0][24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(24),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[24]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(24),
      O => \localbuffer_V_fu_80_reg[31]_0\(24)
    );
\SRL_SIG[0][25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(25),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[25]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(25),
      O => \localbuffer_V_fu_80_reg[31]_0\(25)
    );
\SRL_SIG[0][26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(26),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[26]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(26),
      O => \localbuffer_V_fu_80_reg[31]_0\(26)
    );
\SRL_SIG[0][27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(27),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[27]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(27),
      O => \localbuffer_V_fu_80_reg[31]_0\(27)
    );
\SRL_SIG[0][28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(28),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[28]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(28),
      O => \localbuffer_V_fu_80_reg[31]_0\(28)
    );
\SRL_SIG[0][29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(29),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[29]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(29),
      O => \localbuffer_V_fu_80_reg[31]_0\(29)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(2),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[2]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(2),
      O => \localbuffer_V_fu_80_reg[31]_0\(2)
    );
\SRL_SIG[0][30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(30),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[30]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(30),
      O => \localbuffer_V_fu_80_reg[31]_0\(30)
    );
\SRL_SIG[0][31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(31),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[31]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(31),
      O => \localbuffer_V_fu_80_reg[31]_0\(31)
    );
\SRL_SIG[0][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ldata_full_n,
      I1 => ap_CS_fsm_state14,
      I2 => \ap_CS_fsm[9]_i_4__0_n_0\,
      O => \SRL_SIG[0][31]_i_3_n_0\
    );
\SRL_SIG[0][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => ap_CS_fsm_state14,
      I3 => \ap_CS_fsm[9]_i_4__0_n_0\,
      O => \SRL_SIG[0][31]_i_4_n_0\
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(3),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[3]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(3),
      O => \localbuffer_V_fu_80_reg[31]_0\(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(4),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[4]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(4),
      O => \localbuffer_V_fu_80_reg[31]_0\(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(5),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[5]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(5),
      O => \localbuffer_V_fu_80_reg[31]_0\(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(6),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[6]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(6),
      O => \localbuffer_V_fu_80_reg[31]_0\(6)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(7),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[7]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(7),
      O => \localbuffer_V_fu_80_reg[31]_0\(7)
    );
\SRL_SIG[0][8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(8),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[8]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(8),
      O => \localbuffer_V_fu_80_reg[31]_0\(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => localbuffer_V_fu_80(9),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      I3 => \localbuffer_V_3_reg_459_reg_n_0_[9]\,
      I4 => \SRL_SIG[0][31]_i_3_n_0\,
      I5 => ret_2_reg_453(9),
      O => \localbuffer_V_fu_80_reg[31]_0\(9)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8FFA8"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ldata_full_n,
      I2 => \ap_CS_fsm[9]_i_4__0_n_0\,
      I3 => \^q\(0),
      I4 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__4_n_0\,
      I1 => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      I2 => ap_CS_fsm_state8,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state14,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm_reg_n_0_[2]\,
      I4 => \ap_CS_fsm_reg_n_0_[4]\,
      I5 => \ap_CS_fsm_reg_n_0_[5]\,
      O => \ap_CS_fsm[1]_i_2__4_n_0\
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => \ap_CS_fsm[9]_i_2__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => ap_CS_fsm_state14,
      I4 => ldata_full_n,
      I5 => \ap_CS_fsm[9]_i_4__0_n_0\,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter4_reg_n_0,
      O => \ap_CS_fsm[9]_i_2__1_n_0\
    );
\ap_CS_fsm[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040404"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => ldata_full_n,
      I4 => icmp_ln878_reg_433_pp0_iter3_reg,
      I5 => \ap_CS_fsm[9]_i_5__0_n_0\,
      O => \ap_CS_fsm[9]_i_3__0_n_0\
    );
\ap_CS_fsm[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \filled_V_reg_138_reg_n_0_[4]\,
      I2 => \filled_V_reg_138_reg_n_0_[1]\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[5]\,
      I5 => \filled_V_reg_138_reg_n_0_[0]\,
      O => \ap_CS_fsm[9]_i_4__0_n_0\
    );
\ap_CS_fsm[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_0,
      I1 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      O => \ap_CS_fsm[9]_i_5__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => icmp_ln1324_fu_200_p2,
      I3 => ap_CS_fsm_state8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4_reg_n_0,
      R => '0'
    );
bLast_fu_230_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bLast_fu_230_p2_carry_n_0,
      CO(2) => bLast_fu_230_p2_carry_n_1,
      CO(1) => bLast_fu_230_p2_carry_n_2,
      CO(0) => bLast_fu_230_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_bLast_fu_230_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bLast_fu_230_p2_carry_i_1_n_0,
      S(2) => bLast_fu_230_p2_carry_i_2_n_0,
      S(1) => bLast_fu_230_p2_carry_i_3_n_0,
      S(0) => bLast_fu_230_p2_carry_i_4_n_0
    );
\bLast_fu_230_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bLast_fu_230_p2_carry_n_0,
      CO(3) => \bLast_fu_230_p2_carry__0_n_0\,
      CO(2) => \bLast_fu_230_p2_carry__0_n_1\,
      CO(1) => \bLast_fu_230_p2_carry__0_n_2\,
      CO(0) => \bLast_fu_230_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_230_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bLast_fu_230_p2_carry__0_i_1_n_0\,
      S(2) => \bLast_fu_230_p2_carry__0_i_2_n_0\,
      S(1) => \bLast_fu_230_p2_carry__0_i_3_n_0\,
      S(0) => \bLast_fu_230_p2_carry__0_i_4_n_0\
    );
\bLast_fu_230_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(23),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(23),
      I3 => \bLast_fu_230_p2_carry__0_i_5_n_0\,
      O => \bLast_fu_230_p2_carry__0_i_1_n_0\
    );
\bLast_fu_230_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(18),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(18),
      I3 => \bLast_fu_230_p2_carry__0_i_6_n_0\,
      O => \bLast_fu_230_p2_carry__0_i_2_n_0\
    );
\bLast_fu_230_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(16),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(16),
      I3 => \bLast_fu_230_p2_carry__0_i_7_n_0\,
      O => \bLast_fu_230_p2_carry__0_i_3_n_0\
    );
\bLast_fu_230_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(14),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(14),
      I3 => \bLast_fu_230_p2_carry__0_i_8_n_0\,
      O => \bLast_fu_230_p2_carry__0_i_4_n_0\
    );
\bLast_fu_230_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(21),
      I1 => sub_i_reg_393(21),
      I2 => j_reg_126(22),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(22),
      O => \bLast_fu_230_p2_carry__0_i_5_n_0\
    );
\bLast_fu_230_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(19),
      I1 => sub_i_reg_393(19),
      I2 => j_reg_126(20),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(20),
      O => \bLast_fu_230_p2_carry__0_i_6_n_0\
    );
\bLast_fu_230_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(15),
      I1 => sub_i_reg_393(15),
      I2 => j_reg_126(17),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(17),
      O => \bLast_fu_230_p2_carry__0_i_7_n_0\
    );
\bLast_fu_230_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(12),
      I1 => sub_i_reg_393(12),
      I2 => j_reg_126(13),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(13),
      O => \bLast_fu_230_p2_carry__0_i_8_n_0\
    );
\bLast_fu_230_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bLast_fu_230_p2_carry__0_n_0\,
      CO(3) => \NLW_bLast_fu_230_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \bLast_fu_230_p2_carry__1_n_1\,
      CO(1) => \bLast_fu_230_p2_carry__1_n_2\,
      CO(0) => \bLast_fu_230_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_230_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bLast_fu_230_p2_carry__1_i_1_n_0\,
      S(1) => \bLast_fu_230_p2_carry__1_i_2_n_0\,
      S(0) => \bLast_fu_230_p2_carry__1_i_3_n_0\
    );
\bLast_fu_230_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(30),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(30),
      I3 => sub_i_reg_393(31),
      O => \bLast_fu_230_p2_carry__1_i_1_n_0\
    );
\bLast_fu_230_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(27),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(27),
      I3 => \bLast_fu_230_p2_carry__1_i_4_n_0\,
      O => \bLast_fu_230_p2_carry__1_i_2_n_0\
    );
\bLast_fu_230_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(26),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(26),
      I3 => \bLast_fu_230_p2_carry__1_i_5_n_0\,
      O => \bLast_fu_230_p2_carry__1_i_3_n_0\
    );
\bLast_fu_230_p2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(29),
      I1 => sub_i_reg_393(29),
      I2 => j_reg_126(28),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(28),
      O => \bLast_fu_230_p2_carry__1_i_4_n_0\
    );
\bLast_fu_230_p2_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(24),
      I1 => sub_i_reg_393(24),
      I2 => j_reg_126(25),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(25),
      O => \bLast_fu_230_p2_carry__1_i_5_n_0\
    );
bLast_fu_230_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(11),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(11),
      I3 => bLast_fu_230_p2_carry_i_5_n_0,
      O => bLast_fu_230_p2_carry_i_1_n_0
    );
bLast_fu_230_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(8),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(8),
      I3 => bLast_fu_230_p2_carry_i_6_n_0,
      O => bLast_fu_230_p2_carry_i_2_n_0
    );
bLast_fu_230_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(5),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(5),
      I3 => bLast_fu_230_p2_carry_i_7_n_0,
      O => bLast_fu_230_p2_carry_i_3_n_0
    );
bLast_fu_230_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => j_reg_126(2),
      I1 => icmp_ln1329_reg_408,
      I2 => sub_i_reg_393(2),
      I3 => bLast_fu_230_p2_carry_i_8_n_0,
      O => bLast_fu_230_p2_carry_i_4_n_0
    );
bLast_fu_230_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(9),
      I1 => sub_i_reg_393(9),
      I2 => j_reg_126(10),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(10),
      O => bLast_fu_230_p2_carry_i_5_n_0
    );
bLast_fu_230_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(6),
      I1 => sub_i_reg_393(6),
      I2 => j_reg_126(7),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(7),
      O => bLast_fu_230_p2_carry_i_6_n_0
    );
bLast_fu_230_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(3),
      I1 => sub_i_reg_393(3),
      I2 => j_reg_126(4),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(4),
      O => bLast_fu_230_p2_carry_i_7_n_0
    );
bLast_fu_230_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFFF6CC"
    )
        port map (
      I0 => j_reg_126(0),
      I1 => sub_i_reg_393(0),
      I2 => j_reg_126(1),
      I3 => icmp_ln1329_reg_408,
      I4 => sub_i_reg_393(1),
      O => bLast_fu_230_p2_carry_i_8_n_0
    );
\cols_bound_per_npc_read_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_bound_per_npc_read_reg_371(0),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_bound_per_npc_read_reg_371(10),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_bound_per_npc_read_reg_371(11),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_bound_per_npc_read_reg_371(12),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_bound_per_npc_read_reg_371(13),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_bound_per_npc_read_reg_371(14),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_bound_per_npc_read_reg_371(15),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_bound_per_npc_read_reg_371(16),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_bound_per_npc_read_reg_371(17),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_bound_per_npc_read_reg_371(18),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_bound_per_npc_read_reg_371(19),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_bound_per_npc_read_reg_371(1),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_bound_per_npc_read_reg_371(20),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_bound_per_npc_read_reg_371(21),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_bound_per_npc_read_reg_371(22),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_bound_per_npc_read_reg_371(23),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_bound_per_npc_read_reg_371(24),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_bound_per_npc_read_reg_371(25),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_bound_per_npc_read_reg_371(26),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_bound_per_npc_read_reg_371(27),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_bound_per_npc_read_reg_371(28),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_bound_per_npc_read_reg_371(29),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_bound_per_npc_read_reg_371(2),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_bound_per_npc_read_reg_371(30),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_bound_per_npc_read_reg_371(31),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_bound_per_npc_read_reg_371(3),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_bound_per_npc_read_reg_371(4),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_bound_per_npc_read_reg_371(5),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_bound_per_npc_read_reg_371(6),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_bound_per_npc_read_reg_371(7),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_bound_per_npc_read_reg_371(8),
      R => '0'
    );
\cols_bound_per_npc_read_reg_371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_bound_per_npc_read_reg_371(9),
      R => '0'
    );
\filled_V_1_reg_448[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => filled_V_1_reg_448_reg(3),
      O => filled_V_1_fu_286_p2(3)
    );
\filled_V_1_reg_448[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[4]\,
      I1 => filled_V_1_reg_448_reg(4),
      I2 => filled_V_1_reg_448_reg(3),
      I3 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I4 => \filled_V_reg_138_reg_n_0_[3]\,
      I5 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      O => filled_V_1_fu_286_p2(4)
    );
\filled_V_1_reg_448[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      O => \^e\(0)
    );
\filled_V_1_reg_448[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I2 => filled_V_1_reg_448_reg(5),
      I3 => \sub_ln546_reg_443[4]_i_1_n_0\,
      I4 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      I5 => \sub_ln546_reg_443[3]_i_1_n_0\,
      O => filled_V_1_fu_286_p2(5)
    );
\filled_V_1_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => zext_ln1347_fu_258_p1(0),
      Q => filled_V_1_reg_448_reg(0),
      R => '0'
    );
\filled_V_1_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \zext_ln1347_fu_258_p1__0\(1),
      Q => filled_V_1_reg_448_reg(1),
      R => '0'
    );
\filled_V_1_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \zext_ln1347_fu_258_p1__0\(2),
      Q => filled_V_1_reg_448_reg(2),
      R => '0'
    );
\filled_V_1_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => filled_V_1_fu_286_p2(3),
      Q => filled_V_1_reg_448_reg(3),
      R => '0'
    );
\filled_V_1_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => filled_V_1_fu_286_p2(4),
      Q => filled_V_1_reg_448_reg(4),
      R => '0'
    );
\filled_V_1_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => filled_V_1_fu_286_p2(5),
      Q => filled_V_1_reg_448_reg(5),
      R => '0'
    );
\filled_V_reg_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      O => filled_V_reg_138
    );
\filled_V_reg_138[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      O => filled_V_reg_1380
    );
\filled_V_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(0),
      Q => \filled_V_reg_138_reg_n_0_[0]\,
      R => filled_V_reg_138
    );
\filled_V_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(1),
      Q => \filled_V_reg_138_reg_n_0_[1]\,
      R => filled_V_reg_138
    );
\filled_V_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(2),
      Q => \filled_V_reg_138_reg_n_0_[2]\,
      R => filled_V_reg_138
    );
\filled_V_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(3),
      Q => \filled_V_reg_138_reg_n_0_[3]\,
      R => filled_V_reg_138
    );
\filled_V_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(4),
      Q => \filled_V_reg_138_reg_n_0_[4]\,
      R => filled_V_reg_138
    );
\filled_V_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filled_V_reg_1380,
      D => filled_V_1_reg_448_reg(5),
      Q => \filled_V_reg_138_reg_n_0_[5]\,
      R => filled_V_reg_138
    );
icmp_ln1324_fu_200_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1324_fu_200_p2_carry_n_0,
      CO(2) => icmp_ln1324_fu_200_p2_carry_n_1,
      CO(1) => icmp_ln1324_fu_200_p2_carry_n_2,
      CO(0) => icmp_ln1324_fu_200_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1324_fu_200_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1324_fu_200_p2_carry_i_1_n_0,
      S(2) => icmp_ln1324_fu_200_p2_carry_i_2_n_0,
      S(1) => icmp_ln1324_fu_200_p2_carry_i_3_n_0,
      S(0) => icmp_ln1324_fu_200_p2_carry_i_4_n_0
    );
\icmp_ln1324_fu_200_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1324_fu_200_p2_carry_n_0,
      CO(3) => \icmp_ln1324_fu_200_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1324_fu_200_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1324_fu_200_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1324_fu_200_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1324_fu_200_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1324_fu_200_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1324_fu_200_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1324_fu_200_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1324_fu_200_p2_carry__0_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(22),
      I1 => mul_ln1310_reg_398(22),
      I2 => indvar_flatten_reg_115_reg(21),
      I3 => mul_ln1310_reg_398(21),
      I4 => mul_ln1310_reg_398(23),
      I5 => indvar_flatten_reg_115_reg(23),
      O => \icmp_ln1324_fu_200_p2_carry__0_i_1_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(18),
      I1 => mul_ln1310_reg_398(18),
      I2 => indvar_flatten_reg_115_reg(19),
      I3 => mul_ln1310_reg_398(19),
      I4 => mul_ln1310_reg_398(20),
      I5 => indvar_flatten_reg_115_reg(20),
      O => \icmp_ln1324_fu_200_p2_carry__0_i_2_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(15),
      I1 => mul_ln1310_reg_398(15),
      I2 => indvar_flatten_reg_115_reg(16),
      I3 => mul_ln1310_reg_398(16),
      I4 => mul_ln1310_reg_398(17),
      I5 => indvar_flatten_reg_115_reg(17),
      O => \icmp_ln1324_fu_200_p2_carry__0_i_3_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(13),
      I1 => mul_ln1310_reg_398(13),
      I2 => indvar_flatten_reg_115_reg(12),
      I3 => mul_ln1310_reg_398(12),
      I4 => mul_ln1310_reg_398(14),
      I5 => indvar_flatten_reg_115_reg(14),
      O => \icmp_ln1324_fu_200_p2_carry__0_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1324_fu_200_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1324_fu_200_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1324_fu_200_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1324_fu_200_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1324_fu_200_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1324_fu_200_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1324_fu_200_p2_carry__1_i_1_n_0\,
      S(2) => \icmp_ln1324_fu_200_p2_carry__1_i_2_n_0\,
      S(1) => \icmp_ln1324_fu_200_p2_carry__1_i_3_n_0\,
      S(0) => \icmp_ln1324_fu_200_p2_carry__1_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(33),
      I1 => mul_ln1310_reg_398(33),
      I2 => indvar_flatten_reg_115_reg(34),
      I3 => mul_ln1310_reg_398(34),
      I4 => mul_ln1310_reg_398(35),
      I5 => indvar_flatten_reg_115_reg(35),
      O => \icmp_ln1324_fu_200_p2_carry__1_i_1_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(30),
      I1 => mul_ln1310_reg_398(30),
      I2 => indvar_flatten_reg_115_reg(31),
      I3 => mul_ln1310_reg_398(31),
      I4 => mul_ln1310_reg_398(32),
      I5 => indvar_flatten_reg_115_reg(32),
      O => \icmp_ln1324_fu_200_p2_carry__1_i_2_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(27),
      I1 => mul_ln1310_reg_398(27),
      I2 => indvar_flatten_reg_115_reg(28),
      I3 => mul_ln1310_reg_398(28),
      I4 => mul_ln1310_reg_398(29),
      I5 => indvar_flatten_reg_115_reg(29),
      O => \icmp_ln1324_fu_200_p2_carry__1_i_3_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(25),
      I1 => mul_ln1310_reg_398(25),
      I2 => indvar_flatten_reg_115_reg(24),
      I3 => mul_ln1310_reg_398(24),
      I4 => mul_ln1310_reg_398(26),
      I5 => indvar_flatten_reg_115_reg(26),
      O => \icmp_ln1324_fu_200_p2_carry__1_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1324_fu_200_p2_carry__1_n_0\,
      CO(3) => \icmp_ln1324_fu_200_p2_carry__2_n_0\,
      CO(2) => \icmp_ln1324_fu_200_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1324_fu_200_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1324_fu_200_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1324_fu_200_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1324_fu_200_p2_carry__2_i_1_n_0\,
      S(2) => \icmp_ln1324_fu_200_p2_carry__2_i_2_n_0\,
      S(1) => \icmp_ln1324_fu_200_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln1324_fu_200_p2_carry__2_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(45),
      I1 => mul_ln1310_reg_398(45),
      I2 => indvar_flatten_reg_115_reg(46),
      I3 => mul_ln1310_reg_398(46),
      I4 => mul_ln1310_reg_398(47),
      I5 => indvar_flatten_reg_115_reg(47),
      O => \icmp_ln1324_fu_200_p2_carry__2_i_1_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(42),
      I1 => mul_ln1310_reg_398(42),
      I2 => indvar_flatten_reg_115_reg(43),
      I3 => mul_ln1310_reg_398(43),
      I4 => mul_ln1310_reg_398(44),
      I5 => indvar_flatten_reg_115_reg(44),
      O => \icmp_ln1324_fu_200_p2_carry__2_i_2_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(40),
      I1 => mul_ln1310_reg_398(40),
      I2 => indvar_flatten_reg_115_reg(39),
      I3 => mul_ln1310_reg_398(39),
      I4 => mul_ln1310_reg_398(41),
      I5 => indvar_flatten_reg_115_reg(41),
      O => \icmp_ln1324_fu_200_p2_carry__2_i_3_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(36),
      I1 => mul_ln1310_reg_398(36),
      I2 => indvar_flatten_reg_115_reg(37),
      I3 => mul_ln1310_reg_398(37),
      I4 => mul_ln1310_reg_398(38),
      I5 => indvar_flatten_reg_115_reg(38),
      O => \icmp_ln1324_fu_200_p2_carry__2_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1324_fu_200_p2_carry__2_n_0\,
      CO(3) => \icmp_ln1324_fu_200_p2_carry__3_n_0\,
      CO(2) => \icmp_ln1324_fu_200_p2_carry__3_n_1\,
      CO(1) => \icmp_ln1324_fu_200_p2_carry__3_n_2\,
      CO(0) => \icmp_ln1324_fu_200_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1324_fu_200_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1324_fu_200_p2_carry__3_i_1_n_0\,
      S(2) => \icmp_ln1324_fu_200_p2_carry__3_i_2_n_0\,
      S(1) => \icmp_ln1324_fu_200_p2_carry__3_i_3_n_0\,
      S(0) => \icmp_ln1324_fu_200_p2_carry__3_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(57),
      I1 => mul_ln1310_reg_398(57),
      I2 => indvar_flatten_reg_115_reg(58),
      I3 => mul_ln1310_reg_398(58),
      I4 => mul_ln1310_reg_398(59),
      I5 => indvar_flatten_reg_115_reg(59),
      O => \icmp_ln1324_fu_200_p2_carry__3_i_1_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(56),
      I1 => mul_ln1310_reg_398(56),
      I2 => indvar_flatten_reg_115_reg(54),
      I3 => mul_ln1310_reg_398(54),
      I4 => mul_ln1310_reg_398(55),
      I5 => indvar_flatten_reg_115_reg(55),
      O => \icmp_ln1324_fu_200_p2_carry__3_i_2_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(51),
      I1 => mul_ln1310_reg_398(51),
      I2 => indvar_flatten_reg_115_reg(52),
      I3 => mul_ln1310_reg_398(52),
      I4 => mul_ln1310_reg_398(53),
      I5 => indvar_flatten_reg_115_reg(53),
      O => \icmp_ln1324_fu_200_p2_carry__3_i_3_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(48),
      I1 => mul_ln1310_reg_398(48),
      I2 => indvar_flatten_reg_115_reg(49),
      I3 => mul_ln1310_reg_398(49),
      I4 => mul_ln1310_reg_398(50),
      I5 => indvar_flatten_reg_115_reg(50),
      O => \icmp_ln1324_fu_200_p2_carry__3_i_4_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1324_fu_200_p2_carry__3_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln1324_fu_200_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1324_fu_200_p2,
      CO(0) => \icmp_ln1324_fu_200_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1324_fu_200_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1324_fu_200_p2_carry__4_i_1_n_0\,
      S(0) => \icmp_ln1324_fu_200_p2_carry__4_i_2_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul_ln1310_reg_398(63),
      I1 => indvar_flatten_reg_115_reg(63),
      O => \icmp_ln1324_fu_200_p2_carry__4_i_1_n_0\
    );
\icmp_ln1324_fu_200_p2_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(60),
      I1 => mul_ln1310_reg_398(60),
      I2 => indvar_flatten_reg_115_reg(61),
      I3 => mul_ln1310_reg_398(61),
      I4 => mul_ln1310_reg_398(62),
      I5 => indvar_flatten_reg_115_reg(62),
      O => \icmp_ln1324_fu_200_p2_carry__4_i_2_n_0\
    );
icmp_ln1324_fu_200_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(10),
      I1 => mul_ln1310_reg_398(10),
      I2 => indvar_flatten_reg_115_reg(9),
      I3 => mul_ln1310_reg_398(9),
      I4 => mul_ln1310_reg_398(11),
      I5 => indvar_flatten_reg_115_reg(11),
      O => icmp_ln1324_fu_200_p2_carry_i_1_n_0
    );
icmp_ln1324_fu_200_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(8),
      I1 => mul_ln1310_reg_398(8),
      I2 => indvar_flatten_reg_115_reg(6),
      I3 => mul_ln1310_reg_398(6),
      I4 => mul_ln1310_reg_398(7),
      I5 => indvar_flatten_reg_115_reg(7),
      O => icmp_ln1324_fu_200_p2_carry_i_2_n_0
    );
icmp_ln1324_fu_200_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(3),
      I1 => mul_ln1310_reg_398(3),
      I2 => indvar_flatten_reg_115_reg(4),
      I3 => mul_ln1310_reg_398(4),
      I4 => mul_ln1310_reg_398(5),
      I5 => indvar_flatten_reg_115_reg(5),
      O => icmp_ln1324_fu_200_p2_carry_i_3_n_0
    );
icmp_ln1324_fu_200_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(0),
      I1 => mul_ln1310_reg_398(0),
      I2 => indvar_flatten_reg_115_reg(1),
      I3 => mul_ln1310_reg_398(1),
      I4 => mul_ln1310_reg_398(2),
      I5 => indvar_flatten_reg_115_reg(2),
      O => icmp_ln1324_fu_200_p2_carry_i_4_n_0
    );
\icmp_ln1324_reg_413[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1324_fu_200_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => icmp_ln1324_reg_413,
      O => \icmp_ln1324_reg_413[0]_i_1_n_0\
    );
\icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1324_reg_413,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      O => \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln1324_reg_413_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0\,
      Q => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      O => \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0\
    );
\icmp_ln1324_reg_413_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0\,
      Q => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      O => \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0\
    );
\icmp_ln1324_reg_413_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0\,
      Q => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1324_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1324_reg_413[0]_i_1_n_0\,
      Q => icmp_ln1324_reg_413,
      R => '0'
    );
icmp_ln1329_fu_195_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1329_fu_195_p2_carry_n_0,
      CO(2) => icmp_ln1329_fu_195_p2_carry_n_1,
      CO(1) => icmp_ln1329_fu_195_p2_carry_n_2,
      CO(0) => icmp_ln1329_fu_195_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1329_fu_195_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1329_fu_195_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1329_fu_195_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1329_fu_195_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1329_fu_195_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1329_fu_195_p2_carry_i_5_n_0,
      S(2) => icmp_ln1329_fu_195_p2_carry_i_6_n_0,
      S(1) => icmp_ln1329_fu_195_p2_carry_i_7_n_0,
      S(0) => icmp_ln1329_fu_195_p2_carry_i_8_n_0
    );
\icmp_ln1329_fu_195_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1329_fu_195_p2_carry_n_0,
      CO(3) => \icmp_ln1329_fu_195_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1329_fu_195_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1329_fu_195_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1329_fu_195_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1329_fu_195_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1329_fu_195_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1329_fu_195_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1329_fu_195_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1329_fu_195_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1329_fu_195_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1329_fu_195_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1329_fu_195_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1329_fu_195_p2_carry__0_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(15),
      I1 => \icmp_ln1329_fu_195_p2_carry__0_i_9_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(14),
      I3 => j_reg_126(14),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(14),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_1_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(13),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_10_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(11),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_11_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(9),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_12_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(14),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_13_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(12),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_14_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(10),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_15_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(8),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_16_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(13),
      I1 => \icmp_ln1329_fu_195_p2_carry__0_i_10_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(12),
      I3 => j_reg_126(12),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(12),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_2_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(11),
      I1 => \icmp_ln1329_fu_195_p2_carry__0_i_11_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(10),
      I3 => j_reg_126(10),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(10),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_3_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(9),
      I1 => \icmp_ln1329_fu_195_p2_carry__0_i_12_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(8),
      I3 => j_reg_126(8),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(8),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_4_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(15),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(15),
      I3 => cols_bound_per_npc_read_reg_371(15),
      I4 => \icmp_ln1329_fu_195_p2_carry__0_i_13_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(14),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_5_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(13),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(13),
      I3 => cols_bound_per_npc_read_reg_371(13),
      I4 => \icmp_ln1329_fu_195_p2_carry__0_i_14_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(12),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_6_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(11),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(11),
      I3 => cols_bound_per_npc_read_reg_371(11),
      I4 => \icmp_ln1329_fu_195_p2_carry__0_i_15_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(10),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_7_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(9),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(9),
      I3 => cols_bound_per_npc_read_reg_371(9),
      I4 => \icmp_ln1329_fu_195_p2_carry__0_i_16_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(8),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(15),
      O => \icmp_ln1329_fu_195_p2_carry__0_i_9_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1329_fu_195_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1329_fu_195_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1329_fu_195_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1329_fu_195_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1329_fu_195_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1329_fu_195_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1329_fu_195_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1329_fu_195_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1329_fu_195_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1329_fu_195_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1329_fu_195_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1329_fu_195_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1329_fu_195_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1329_fu_195_p2_carry__1_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(23),
      I1 => \icmp_ln1329_fu_195_p2_carry__1_i_9_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(22),
      I3 => j_reg_126(22),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(22),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_1_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(21),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_10_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(19),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_11_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(17),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_12_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(22),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_13_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(20),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_14_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(18),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_15_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(16),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_16_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(21),
      I1 => \icmp_ln1329_fu_195_p2_carry__1_i_10_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(20),
      I3 => j_reg_126(20),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(20),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_2_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(19),
      I1 => \icmp_ln1329_fu_195_p2_carry__1_i_11_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(18),
      I3 => j_reg_126(18),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(18),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_3_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(17),
      I1 => \icmp_ln1329_fu_195_p2_carry__1_i_12_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(16),
      I3 => j_reg_126(16),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(16),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_4_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(23),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(23),
      I3 => cols_bound_per_npc_read_reg_371(23),
      I4 => \icmp_ln1329_fu_195_p2_carry__1_i_13_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(22),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_5_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(21),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(21),
      I3 => cols_bound_per_npc_read_reg_371(21),
      I4 => \icmp_ln1329_fu_195_p2_carry__1_i_14_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(20),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_6_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(19),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(19),
      I3 => cols_bound_per_npc_read_reg_371(19),
      I4 => \icmp_ln1329_fu_195_p2_carry__1_i_15_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(18),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_7_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(17),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(17),
      I3 => cols_bound_per_npc_read_reg_371(17),
      I4 => \icmp_ln1329_fu_195_p2_carry__1_i_16_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(16),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(23),
      O => \icmp_ln1329_fu_195_p2_carry__1_i_9_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1329_fu_195_p2_carry__1_n_0\,
      CO(3) => \icmp_ln1329_fu_195_p2_carry__2_n_0\,
      CO(2) => \icmp_ln1329_fu_195_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1329_fu_195_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1329_fu_195_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1329_fu_195_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1329_fu_195_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1329_fu_195_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1329_fu_195_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1329_fu_195_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1329_fu_195_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1329_fu_195_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1329_fu_195_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1329_fu_195_p2_carry__2_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(31),
      I1 => cols_bound_per_npc_read_reg_371(30),
      I2 => j_1_reg_417_reg(30),
      I3 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I4 => j_reg_126(30),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_1_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(27),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(27),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_10_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(25),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(25),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_11_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(28),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(28),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_12_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(26),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(26),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_13_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(24),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(24),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_14_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(29),
      I1 => \icmp_ln1329_fu_195_p2_carry__2_i_9_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(28),
      I3 => j_reg_126(28),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(28),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_2_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(27),
      I1 => \icmp_ln1329_fu_195_p2_carry__2_i_10_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(26),
      I3 => j_reg_126(26),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(26),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_3_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(25),
      I1 => \icmp_ln1329_fu_195_p2_carry__2_i_11_n_0\,
      I2 => cols_bound_per_npc_read_reg_371(24),
      I3 => j_reg_126(24),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(24),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_4_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45401015"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(31),
      I1 => j_1_reg_417_reg(30),
      I2 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I3 => j_reg_126(30),
      I4 => cols_bound_per_npc_read_reg_371(30),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_5_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(29),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(29),
      I3 => cols_bound_per_npc_read_reg_371(29),
      I4 => \icmp_ln1329_fu_195_p2_carry__2_i_12_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(28),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_6_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(27),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(27),
      I3 => cols_bound_per_npc_read_reg_371(27),
      I4 => \icmp_ln1329_fu_195_p2_carry__2_i_13_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(26),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_7_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(25),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(25),
      I3 => cols_bound_per_npc_read_reg_371(25),
      I4 => \icmp_ln1329_fu_195_p2_carry__2_i_14_n_0\,
      I5 => cols_bound_per_npc_read_reg_371(24),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_8_n_0\
    );
\icmp_ln1329_fu_195_p2_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(29),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(29),
      O => \icmp_ln1329_fu_195_p2_carry__2_i_9_n_0\
    );
icmp_ln1329_fu_195_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(7),
      I1 => icmp_ln1329_fu_195_p2_carry_i_9_n_0,
      I2 => cols_bound_per_npc_read_reg_371(6),
      I3 => j_reg_126(6),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(6),
      O => icmp_ln1329_fu_195_p2_carry_i_1_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln1324_reg_413,
      O => icmp_ln1329_fu_195_p2_carry_i_10_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(5),
      O => icmp_ln1329_fu_195_p2_carry_i_11_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(3),
      O => icmp_ln1329_fu_195_p2_carry_i_12_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(1),
      O => icmp_ln1329_fu_195_p2_carry_i_13_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(6),
      O => icmp_ln1329_fu_195_p2_carry_i_14_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(4),
      O => icmp_ln1329_fu_195_p2_carry_i_15_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(2),
      O => icmp_ln1329_fu_195_p2_carry_i_16_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(0),
      O => icmp_ln1329_fu_195_p2_carry_i_17_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(5),
      I1 => icmp_ln1329_fu_195_p2_carry_i_11_n_0,
      I2 => cols_bound_per_npc_read_reg_371(4),
      I3 => j_reg_126(4),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(4),
      O => icmp_ln1329_fu_195_p2_carry_i_2_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(3),
      I1 => icmp_ln1329_fu_195_p2_carry_i_12_n_0,
      I2 => cols_bound_per_npc_read_reg_371(2),
      I3 => j_reg_126(2),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(2),
      O => icmp_ln1329_fu_195_p2_carry_i_3_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(1),
      I1 => icmp_ln1329_fu_195_p2_carry_i_13_n_0,
      I2 => cols_bound_per_npc_read_reg_371(0),
      I3 => j_reg_126(0),
      I4 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I5 => j_1_reg_417_reg(0),
      O => icmp_ln1329_fu_195_p2_carry_i_4_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(7),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(7),
      I3 => cols_bound_per_npc_read_reg_371(7),
      I4 => icmp_ln1329_fu_195_p2_carry_i_14_n_0,
      I5 => cols_bound_per_npc_read_reg_371(6),
      O => icmp_ln1329_fu_195_p2_carry_i_5_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(5),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(5),
      I3 => cols_bound_per_npc_read_reg_371(5),
      I4 => icmp_ln1329_fu_195_p2_carry_i_15_n_0,
      I5 => cols_bound_per_npc_read_reg_371(4),
      O => icmp_ln1329_fu_195_p2_carry_i_6_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(3),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(3),
      I3 => cols_bound_per_npc_read_reg_371(3),
      I4 => icmp_ln1329_fu_195_p2_carry_i_16_n_0,
      I5 => cols_bound_per_npc_read_reg_371(2),
      O => icmp_ln1329_fu_195_p2_carry_i_7_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_1_reg_417_reg(1),
      I1 => icmp_ln1329_fu_195_p2_carry_i_10_n_0,
      I2 => j_reg_126(1),
      I3 => cols_bound_per_npc_read_reg_371(1),
      I4 => icmp_ln1329_fu_195_p2_carry_i_17_n_0,
      I5 => cols_bound_per_npc_read_reg_371(0),
      O => icmp_ln1329_fu_195_p2_carry_i_8_n_0
    );
icmp_ln1329_fu_195_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(7),
      O => icmp_ln1329_fu_195_p2_carry_i_9_n_0
    );
\icmp_ln1329_reg_408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1329_fu_195_p2_carry__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I3 => icmp_ln1329_reg_408,
      O => \icmp_ln1329_reg_408[0]_i_1_n_0\
    );
\icmp_ln1329_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1329_reg_408[0]_i_1_n_0\,
      Q => icmp_ln1329_reg_408,
      R => '0'
    );
\icmp_ln878_reg_433[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      O => \icmp_ln878_reg_433[0]_i_1_n_0\
    );
\icmp_ln878_reg_433[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D1D1D1D1D1D1D"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I2 => filled_V_1_reg_448_reg(5),
      I3 => \sub_ln546_reg_443[4]_i_1_n_0\,
      I4 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      I5 => \sub_ln546_reg_443[3]_i_1_n_0\,
      O => icmp_ln878_fu_252_p2
    );
\icmp_ln878_reg_433[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      O => \icmp_ln878_reg_433[0]_i_3_n_0\
    );
\icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln878_reg_433,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => icmp_ln878_reg_433_pp0_iter3_reg,
      O => \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0\
    );
\icmp_ln878_reg_433_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0\,
      Q => icmp_ln878_reg_433_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln878_reg_433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => icmp_ln878_fu_252_p2,
      Q => icmp_ln878_reg_433,
      R => '0'
    );
\indvar_flatten_reg_115[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln1324_fu_200_p2,
      I4 => ap_CS_fsm_state8,
      O => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln1324_fu_200_p2,
      O => indvar_flatten_reg_1150
    );
\indvar_flatten_reg_115[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_115_reg(0),
      O => \indvar_flatten_reg_115[0]_i_4_n_0\
    );
\indvar_flatten_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_115_reg(0),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_115_reg[0]_i_3_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[0]_i_3_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[0]_i_3_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_115_reg[0]_i_3_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[0]_i_3_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[0]_i_3_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[0]_i_3_n_7\,
      S(3 downto 1) => indvar_flatten_reg_115_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_115[0]_i_4_n_0\
    );
\indvar_flatten_reg_115_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[8]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(10),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[8]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(11),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(12),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[12]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(15 downto 12)
    );
\indvar_flatten_reg_115_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[12]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(13),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[12]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(14),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[12]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(15),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(16),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[16]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(19 downto 16)
    );
\indvar_flatten_reg_115_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[16]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(17),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[16]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(18),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[16]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(19),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[0]_i_3_n_6\,
      Q => indvar_flatten_reg_115_reg(1),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(20),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[16]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[20]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[20]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[20]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[20]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[20]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[20]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[20]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(23 downto 20)
    );
\indvar_flatten_reg_115_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[20]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(21),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[20]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(22),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[20]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(23),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(24),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[20]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[24]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[24]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[24]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[24]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[24]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[24]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[24]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(27 downto 24)
    );
\indvar_flatten_reg_115_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[24]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(25),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[24]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(26),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[24]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(27),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(28),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[24]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[28]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[28]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[28]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[28]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[28]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[28]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[28]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(31 downto 28)
    );
\indvar_flatten_reg_115_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[28]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(29),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[0]_i_3_n_5\,
      Q => indvar_flatten_reg_115_reg(2),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[28]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(30),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[28]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(31),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[32]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(32),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[28]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[32]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[32]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[32]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[32]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[32]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[32]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[32]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(35 downto 32)
    );
\indvar_flatten_reg_115_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[32]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(33),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[32]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(34),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[32]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(35),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[36]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(36),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[32]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[36]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[36]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[36]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[36]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[36]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[36]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[36]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(39 downto 36)
    );
\indvar_flatten_reg_115_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[36]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(37),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[36]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(38),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[36]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(39),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[0]_i_3_n_4\,
      Q => indvar_flatten_reg_115_reg(3),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[40]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(40),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[36]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[40]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[40]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[40]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[40]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[40]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[40]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[40]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(43 downto 40)
    );
\indvar_flatten_reg_115_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[40]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(41),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[40]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(42),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[40]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(43),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[44]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(44),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[40]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[44]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[44]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[44]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[44]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[44]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[44]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[44]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(47 downto 44)
    );
\indvar_flatten_reg_115_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[44]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(45),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[44]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(46),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[44]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(47),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[48]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(48),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[44]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[48]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[48]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[48]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[48]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[48]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[48]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[48]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(51 downto 48)
    );
\indvar_flatten_reg_115_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[48]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(49),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(4),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[0]_i_3_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(7 downto 4)
    );
\indvar_flatten_reg_115_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[48]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(50),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[48]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(51),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[52]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(52),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[48]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[52]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[52]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[52]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[52]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[52]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[52]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[52]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(55 downto 52)
    );
\indvar_flatten_reg_115_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[52]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(53),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[52]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(54),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[52]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(55),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[56]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(56),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[52]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[56]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[56]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[56]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[56]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[56]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[56]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[56]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(59 downto 56)
    );
\indvar_flatten_reg_115_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[56]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(57),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[56]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(58),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[56]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(59),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[4]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(5),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[60]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(60),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[56]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_115_reg[60]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[60]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[60]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[60]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[60]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[60]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(63 downto 60)
    );
\indvar_flatten_reg_115_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[60]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(61),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[60]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(62),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[60]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(63),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[4]_i_1_n_5\,
      Q => indvar_flatten_reg_115_reg(6),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[4]_i_1_n_4\,
      Q => indvar_flatten_reg_115_reg(7),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_115_reg(8),
      R => indvar_flatten_reg_115
    );
\indvar_flatten_reg_115_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_115_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_115_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_115_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_115_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_115_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_115_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_reg_115_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_reg_115_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_reg_115_reg[8]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_reg_115_reg(11 downto 8)
    );
\indvar_flatten_reg_115_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \indvar_flatten_reg_115_reg[8]_i_1_n_6\,
      Q => indvar_flatten_reg_115_reg(9),
      R => indvar_flatten_reg_115
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FFFF"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => \mOutPtr_reg[0]\(0),
      I2 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \mOutPtr_reg[0]_0\,
      O => internal_empty_n_reg_1
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => \mOutPtr_reg[0]\(0),
      I4 => out_mat_data_empty_n,
      I5 => \mOutPtr_reg[0]_0\,
      O => mOutPtr110_out
    );
\j_1_reg_417[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln1324_fu_200_p2,
      I4 => \icmp_ln1329_fu_195_p2_carry__2_n_0\,
      O => j_1_reg_417
    );
\j_1_reg_417[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(3),
      O => \j_1_reg_417[0]_i_3_n_0\
    );
\j_1_reg_417[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(2),
      O => \j_1_reg_417[0]_i_4_n_0\
    );
\j_1_reg_417[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(1),
      O => \j_1_reg_417[0]_i_5_n_0\
    );
\j_1_reg_417[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => j_reg_126(0),
      I1 => icmp_ln1324_reg_413,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => j_1_reg_417_reg(0),
      O => \j_1_reg_417[0]_i_6_n_0\
    );
\j_1_reg_417[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(15),
      O => \j_1_reg_417[12]_i_2_n_0\
    );
\j_1_reg_417[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(14),
      O => \j_1_reg_417[12]_i_3_n_0\
    );
\j_1_reg_417[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(13),
      O => \j_1_reg_417[12]_i_4_n_0\
    );
\j_1_reg_417[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(12),
      O => \j_1_reg_417[12]_i_5_n_0\
    );
\j_1_reg_417[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(19),
      O => \j_1_reg_417[16]_i_2_n_0\
    );
\j_1_reg_417[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(18),
      O => \j_1_reg_417[16]_i_3_n_0\
    );
\j_1_reg_417[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(17),
      O => \j_1_reg_417[16]_i_4_n_0\
    );
\j_1_reg_417[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(16),
      O => \j_1_reg_417[16]_i_5_n_0\
    );
\j_1_reg_417[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(23),
      O => \j_1_reg_417[20]_i_2_n_0\
    );
\j_1_reg_417[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(22),
      O => \j_1_reg_417[20]_i_3_n_0\
    );
\j_1_reg_417[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(21),
      O => \j_1_reg_417[20]_i_4_n_0\
    );
\j_1_reg_417[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(20),
      O => \j_1_reg_417[20]_i_5_n_0\
    );
\j_1_reg_417[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(27),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(27),
      O => \j_1_reg_417[24]_i_2_n_0\
    );
\j_1_reg_417[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(26),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(26),
      O => \j_1_reg_417[24]_i_3_n_0\
    );
\j_1_reg_417[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(25),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(25),
      O => \j_1_reg_417[24]_i_4_n_0\
    );
\j_1_reg_417[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(24),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(24),
      O => \j_1_reg_417[24]_i_5_n_0\
    );
\j_1_reg_417[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(30),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(30),
      O => \j_1_reg_417[28]_i_2_n_0\
    );
\j_1_reg_417[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(29),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(29),
      O => \j_1_reg_417[28]_i_3_n_0\
    );
\j_1_reg_417[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(28),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(28),
      O => \j_1_reg_417[28]_i_4_n_0\
    );
\j_1_reg_417[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(7),
      O => \j_1_reg_417[4]_i_2_n_0\
    );
\j_1_reg_417[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(6),
      O => \j_1_reg_417[4]_i_3_n_0\
    );
\j_1_reg_417[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(5),
      O => \j_1_reg_417[4]_i_4_n_0\
    );
\j_1_reg_417[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(4),
      O => \j_1_reg_417[4]_i_5_n_0\
    );
\j_1_reg_417[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(11),
      O => \j_1_reg_417[8]_i_2_n_0\
    );
\j_1_reg_417[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(10),
      O => \j_1_reg_417[8]_i_3_n_0\
    );
\j_1_reg_417[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(9),
      O => \j_1_reg_417[8]_i_4_n_0\
    );
\j_1_reg_417[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_1_reg_417_reg(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln1324_reg_413,
      I4 => j_reg_126(8),
      O => \j_1_reg_417[8]_i_5_n_0\
    );
\j_1_reg_417_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[0]_i_2_n_7\,
      Q => j_1_reg_417_reg(0),
      S => j_1_reg_417
    );
\j_1_reg_417_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_1_reg_417_reg[0]_i_2_n_0\,
      CO(2) => \j_1_reg_417_reg[0]_i_2_n_1\,
      CO(1) => \j_1_reg_417_reg[0]_i_2_n_2\,
      CO(0) => \j_1_reg_417_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_1_reg_417_reg[0]_i_2_n_4\,
      O(2) => \j_1_reg_417_reg[0]_i_2_n_5\,
      O(1) => \j_1_reg_417_reg[0]_i_2_n_6\,
      O(0) => \j_1_reg_417_reg[0]_i_2_n_7\,
      S(3) => \j_1_reg_417[0]_i_3_n_0\,
      S(2) => \j_1_reg_417[0]_i_4_n_0\,
      S(1) => \j_1_reg_417[0]_i_5_n_0\,
      S(0) => \j_1_reg_417[0]_i_6_n_0\
    );
\j_1_reg_417_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[8]_i_1_n_5\,
      Q => j_1_reg_417_reg(10),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[8]_i_1_n_4\,
      Q => j_1_reg_417_reg(11),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[12]_i_1_n_7\,
      Q => j_1_reg_417_reg(12),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[8]_i_1_n_0\,
      CO(3) => \j_1_reg_417_reg[12]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[12]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[12]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[12]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[12]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[12]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[12]_i_1_n_7\,
      S(3) => \j_1_reg_417[12]_i_2_n_0\,
      S(2) => \j_1_reg_417[12]_i_3_n_0\,
      S(1) => \j_1_reg_417[12]_i_4_n_0\,
      S(0) => \j_1_reg_417[12]_i_5_n_0\
    );
\j_1_reg_417_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[12]_i_1_n_6\,
      Q => j_1_reg_417_reg(13),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[12]_i_1_n_5\,
      Q => j_1_reg_417_reg(14),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[12]_i_1_n_4\,
      Q => j_1_reg_417_reg(15),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[16]_i_1_n_7\,
      Q => j_1_reg_417_reg(16),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[12]_i_1_n_0\,
      CO(3) => \j_1_reg_417_reg[16]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[16]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[16]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[16]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[16]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[16]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[16]_i_1_n_7\,
      S(3) => \j_1_reg_417[16]_i_2_n_0\,
      S(2) => \j_1_reg_417[16]_i_3_n_0\,
      S(1) => \j_1_reg_417[16]_i_4_n_0\,
      S(0) => \j_1_reg_417[16]_i_5_n_0\
    );
\j_1_reg_417_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[16]_i_1_n_6\,
      Q => j_1_reg_417_reg(17),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[16]_i_1_n_5\,
      Q => j_1_reg_417_reg(18),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[16]_i_1_n_4\,
      Q => j_1_reg_417_reg(19),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[0]_i_2_n_6\,
      Q => j_1_reg_417_reg(1),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[20]_i_1_n_7\,
      Q => j_1_reg_417_reg(20),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[16]_i_1_n_0\,
      CO(3) => \j_1_reg_417_reg[20]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[20]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[20]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[20]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[20]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[20]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[20]_i_1_n_7\,
      S(3) => \j_1_reg_417[20]_i_2_n_0\,
      S(2) => \j_1_reg_417[20]_i_3_n_0\,
      S(1) => \j_1_reg_417[20]_i_4_n_0\,
      S(0) => \j_1_reg_417[20]_i_5_n_0\
    );
\j_1_reg_417_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[20]_i_1_n_6\,
      Q => j_1_reg_417_reg(21),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[20]_i_1_n_5\,
      Q => j_1_reg_417_reg(22),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[20]_i_1_n_4\,
      Q => j_1_reg_417_reg(23),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[24]_i_1_n_7\,
      Q => j_1_reg_417_reg(24),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[20]_i_1_n_0\,
      CO(3) => \j_1_reg_417_reg[24]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[24]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[24]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[24]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[24]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[24]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[24]_i_1_n_7\,
      S(3) => \j_1_reg_417[24]_i_2_n_0\,
      S(2) => \j_1_reg_417[24]_i_3_n_0\,
      S(1) => \j_1_reg_417[24]_i_4_n_0\,
      S(0) => \j_1_reg_417[24]_i_5_n_0\
    );
\j_1_reg_417_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[24]_i_1_n_6\,
      Q => j_1_reg_417_reg(25),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[24]_i_1_n_5\,
      Q => j_1_reg_417_reg(26),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[24]_i_1_n_4\,
      Q => j_1_reg_417_reg(27),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[28]_i_1_n_7\,
      Q => j_1_reg_417_reg(28),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_j_1_reg_417_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_1_reg_417_reg[28]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_1_reg_417_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \j_1_reg_417_reg[28]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[28]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \j_1_reg_417[28]_i_2_n_0\,
      S(1) => \j_1_reg_417[28]_i_3_n_0\,
      S(0) => \j_1_reg_417[28]_i_4_n_0\
    );
\j_1_reg_417_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[28]_i_1_n_6\,
      Q => j_1_reg_417_reg(29),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[0]_i_2_n_5\,
      Q => j_1_reg_417_reg(2),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[28]_i_1_n_5\,
      Q => j_1_reg_417_reg(30),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[0]_i_2_n_4\,
      Q => j_1_reg_417_reg(3),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[4]_i_1_n_7\,
      Q => j_1_reg_417_reg(4),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[0]_i_2_n_0\,
      CO(3) => \j_1_reg_417_reg[4]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[4]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[4]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[4]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[4]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[4]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[4]_i_1_n_7\,
      S(3) => \j_1_reg_417[4]_i_2_n_0\,
      S(2) => \j_1_reg_417[4]_i_3_n_0\,
      S(1) => \j_1_reg_417[4]_i_4_n_0\,
      S(0) => \j_1_reg_417[4]_i_5_n_0\
    );
\j_1_reg_417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[4]_i_1_n_6\,
      Q => j_1_reg_417_reg(5),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[4]_i_1_n_5\,
      Q => j_1_reg_417_reg(6),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[4]_i_1_n_4\,
      Q => j_1_reg_417_reg(7),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[8]_i_1_n_7\,
      Q => j_1_reg_417_reg(8),
      R => j_1_reg_417
    );
\j_1_reg_417_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_1_reg_417_reg[4]_i_1_n_0\,
      CO(3) => \j_1_reg_417_reg[8]_i_1_n_0\,
      CO(2) => \j_1_reg_417_reg[8]_i_1_n_1\,
      CO(1) => \j_1_reg_417_reg[8]_i_1_n_2\,
      CO(0) => \j_1_reg_417_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_1_reg_417_reg[8]_i_1_n_4\,
      O(2) => \j_1_reg_417_reg[8]_i_1_n_5\,
      O(1) => \j_1_reg_417_reg[8]_i_1_n_6\,
      O(0) => \j_1_reg_417_reg[8]_i_1_n_7\,
      S(3) => \j_1_reg_417[8]_i_2_n_0\,
      S(2) => \j_1_reg_417[8]_i_3_n_0\,
      S(1) => \j_1_reg_417[8]_i_4_n_0\,
      S(0) => \j_1_reg_417[8]_i_5_n_0\
    );
\j_1_reg_417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_1150,
      D => \j_1_reg_417_reg[8]_i_1_n_6\,
      Q => j_1_reg_417_reg(9),
      R => j_1_reg_417
    );
\j_reg_126[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => icmp_ln1324_reg_413,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I4 => ap_CS_fsm_state8,
      O => j_reg_126_0
    );
\j_reg_126[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln1324_reg_413,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm[9]_i_3__0_n_0\,
      O => j_reg_1260
    );
\j_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(0),
      Q => j_reg_126(0),
      R => j_reg_126_0
    );
\j_reg_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(10),
      Q => j_reg_126(10),
      R => j_reg_126_0
    );
\j_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(11),
      Q => j_reg_126(11),
      R => j_reg_126_0
    );
\j_reg_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(12),
      Q => j_reg_126(12),
      R => j_reg_126_0
    );
\j_reg_126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(13),
      Q => j_reg_126(13),
      R => j_reg_126_0
    );
\j_reg_126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(14),
      Q => j_reg_126(14),
      R => j_reg_126_0
    );
\j_reg_126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(15),
      Q => j_reg_126(15),
      R => j_reg_126_0
    );
\j_reg_126_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(16),
      Q => j_reg_126(16),
      R => j_reg_126_0
    );
\j_reg_126_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(17),
      Q => j_reg_126(17),
      R => j_reg_126_0
    );
\j_reg_126_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(18),
      Q => j_reg_126(18),
      R => j_reg_126_0
    );
\j_reg_126_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(19),
      Q => j_reg_126(19),
      R => j_reg_126_0
    );
\j_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(1),
      Q => j_reg_126(1),
      R => j_reg_126_0
    );
\j_reg_126_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(20),
      Q => j_reg_126(20),
      R => j_reg_126_0
    );
\j_reg_126_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(21),
      Q => j_reg_126(21),
      R => j_reg_126_0
    );
\j_reg_126_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(22),
      Q => j_reg_126(22),
      R => j_reg_126_0
    );
\j_reg_126_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(23),
      Q => j_reg_126(23),
      R => j_reg_126_0
    );
\j_reg_126_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(24),
      Q => j_reg_126(24),
      R => j_reg_126_0
    );
\j_reg_126_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(25),
      Q => j_reg_126(25),
      R => j_reg_126_0
    );
\j_reg_126_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(26),
      Q => j_reg_126(26),
      R => j_reg_126_0
    );
\j_reg_126_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(27),
      Q => j_reg_126(27),
      R => j_reg_126_0
    );
\j_reg_126_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(28),
      Q => j_reg_126(28),
      R => j_reg_126_0
    );
\j_reg_126_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(29),
      Q => j_reg_126(29),
      R => j_reg_126_0
    );
\j_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(2),
      Q => j_reg_126(2),
      R => j_reg_126_0
    );
\j_reg_126_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(30),
      Q => j_reg_126(30),
      R => j_reg_126_0
    );
\j_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(3),
      Q => j_reg_126(3),
      R => j_reg_126_0
    );
\j_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(4),
      Q => j_reg_126(4),
      R => j_reg_126_0
    );
\j_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(5),
      Q => j_reg_126(5),
      R => j_reg_126_0
    );
\j_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(6),
      Q => j_reg_126(6),
      R => j_reg_126_0
    );
\j_reg_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(7),
      Q => j_reg_126(7),
      R => j_reg_126_0
    );
\j_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(8),
      Q => j_reg_126(8),
      R => j_reg_126_0
    );
\j_reg_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1260,
      D => j_1_reg_417_reg(9),
      Q => j_reg_126(9),
      R => j_reg_126_0
    );
\last_blk_width_read_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => p_channel_dout(0),
      Q => last_blk_width_read_reg_388(3),
      R => '0'
    );
\localbuffer_V_3_reg_459[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[16]_i_2_n_0\,
      I2 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I3 => \localbuffer_V_3_reg_459[1]_i_2_n_0\,
      I4 => sub_ln546_reg_443(0),
      I5 => \localbuffer_V_3_reg_459[0]_i_2_n_0\,
      O => localbuffer_V_3_fu_336_p3(0)
    );
\localbuffer_V_3_reg_459[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(6),
      I1 => tmp_V_reg_428(2),
      I2 => ret_reg_437(1),
      I3 => tmp_V_reg_428(4),
      I4 => ret_reg_437(2),
      I5 => tmp_V_reg_428(0),
      O => \localbuffer_V_3_reg_459[0]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[26]_i_3_n_0\,
      I3 => ret_reg_437(6),
      I4 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(10)
    );
\localbuffer_V_3_reg_459[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038080000"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => sub_ln546_reg_443(3),
      I3 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I4 => ret_reg_437(6),
      I5 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(11)
    );
\localbuffer_V_3_reg_459[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A300"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[28]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[28]_i_3_n_0\,
      I2 => sub_ln546_reg_443(3),
      I3 => ret_reg_437(6),
      I4 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(12)
    );
\localbuffer_V_3_reg_459[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[29]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[29]_i_3_n_0\,
      I3 => ret_reg_437(6),
      I4 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(13)
    );
\localbuffer_V_3_reg_459[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[30]_i_2_n_0\,
      I1 => ret_reg_437(6),
      I2 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(14)
    );
\localbuffer_V_3_reg_459[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => sub_ln546_reg_443(3),
      I1 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I2 => sub_ln546_reg_443(2),
      I3 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I4 => ret_reg_437(6),
      I5 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(15)
    );
\localbuffer_V_3_reg_459[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => \localbuffer_V_3_reg_459[16]_i_2_n_0\,
      I2 => sub_ln546_reg_443(4),
      I3 => \localbuffer_V_3_reg_459[16]_i_3_n_0\,
      I4 => sub_ln546_reg_443(3),
      O => localbuffer_V_3_fu_336_p3(16)
    );
\localbuffer_V_3_reg_459[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sub_ln546_reg_443(2),
      I1 => sub_ln546_reg_443(0),
      I2 => tmp_V_reg_428(0),
      I3 => sub_ln546_reg_443(1),
      I4 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[16]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[28]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => \localbuffer_V_3_reg_459[16]_i_4_n_0\,
      O => \localbuffer_V_3_reg_459[16]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(5),
      I1 => tmp_V_reg_428(6),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(7),
      I4 => sub_ln546_reg_443(0),
      O => \localbuffer_V_3_reg_459[16]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A080808"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => sub_ln546_reg_443(4),
      I2 => \localbuffer_V_3_reg_459[17]_i_2_n_0\,
      I3 => \localbuffer_V_3_reg_459[25]_i_3_n_0\,
      I4 => sub_ln546_reg_443(3),
      O => localbuffer_V_3_fu_336_p3(17)
    );
\localbuffer_V_3_reg_459[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABFB"
    )
        port map (
      I0 => sub_ln546_reg_443(3),
      I1 => tmp_V_reg_428(1),
      I2 => sub_ln546_reg_443(0),
      I3 => tmp_V_reg_428(0),
      I4 => sub_ln546_reg_443(1),
      I5 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[17]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C800080"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_2_n_0\,
      I1 => ret_reg_437(6),
      I2 => sub_ln546_reg_443(4),
      I3 => sub_ln546_reg_443(3),
      I4 => \localbuffer_V_3_reg_459[26]_i_3_n_0\,
      O => localbuffer_V_3_fu_336_p3(18)
    );
\localbuffer_V_3_reg_459[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202800000008000"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => sub_ln546_reg_443(3),
      I2 => sub_ln546_reg_443(2),
      I3 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I4 => sub_ln546_reg_443(4),
      I5 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      O => localbuffer_V_3_fu_336_p3(19)
    );
\localbuffer_V_3_reg_459[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F111F1F1F1111111"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[17]_i_2_n_0\,
      I2 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I3 => \localbuffer_V_3_reg_459[2]_i_3_n_0\,
      I4 => sub_ln546_reg_443(0),
      I5 => \localbuffer_V_3_reg_459[1]_i_2_n_0\,
      O => localbuffer_V_3_fu_336_p3(1)
    );
\localbuffer_V_3_reg_459[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(7),
      I1 => tmp_V_reg_428(3),
      I2 => ret_reg_437(1),
      I3 => tmp_V_reg_428(5),
      I4 => ret_reg_437(2),
      I5 => tmp_V_reg_428(1),
      O => \localbuffer_V_3_reg_459[1]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200020"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => \localbuffer_V_3_reg_459[28]_i_3_n_0\,
      I2 => sub_ln546_reg_443(3),
      I3 => sub_ln546_reg_443(4),
      I4 => \localbuffer_V_3_reg_459[20]_i_2_n_0\,
      O => localbuffer_V_3_fu_336_p3(20)
    );
\localbuffer_V_3_reg_459[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[28]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(0),
      I4 => sub_ln546_reg_443(0),
      I5 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[20]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22800080"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[29]_i_3_n_0\,
      I3 => sub_ln546_reg_443(4),
      I4 => \localbuffer_V_3_reg_459[29]_i_2_n_0\,
      O => localbuffer_V_3_fu_336_p3(21)
    );
\localbuffer_V_3_reg_459[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => ret_reg_437(6),
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[22]_i_2_n_0\,
      I3 => sub_ln546_reg_443(4),
      I4 => \localbuffer_V_3_reg_459[22]_i_3_n_0\,
      O => localbuffer_V_3_fu_336_p3(22)
    );
\localbuffer_V_3_reg_459[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sub_ln546_reg_443(1),
      I1 => tmp_V_reg_428(7),
      I2 => sub_ln546_reg_443(0),
      I3 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[22]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => \localbuffer_V_3_reg_459[22]_i_4_n_0\,
      I3 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[22]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tmp_V_reg_428(0),
      I1 => sub_ln546_reg_443(1),
      I2 => tmp_V_reg_428(1),
      I3 => sub_ln546_reg_443(0),
      I4 => tmp_V_reg_428(2),
      O => \localbuffer_V_3_reg_459[22]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => sub_ln546_reg_443(3),
      I1 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I2 => sub_ln546_reg_443(2),
      I3 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I4 => sub_ln546_reg_443(4),
      I5 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[23]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[24]_i_2_n_0\,
      I1 => sub_ln546_reg_443(4),
      I2 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[24]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sub_ln546_reg_443(1),
      I1 => tmp_V_reg_428(0),
      I2 => sub_ln546_reg_443(0),
      I3 => sub_ln546_reg_443(2),
      I4 => sub_ln546_reg_443(3),
      I5 => \localbuffer_V_3_reg_459[16]_i_3_n_0\,
      O => \localbuffer_V_3_reg_459[24]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74000000"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[25]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[25]_i_3_n_0\,
      I3 => sub_ln546_reg_443(4),
      I4 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[25]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => sub_ln546_reg_443(2),
      I1 => sub_ln546_reg_443(1),
      I2 => tmp_V_reg_428(0),
      I3 => sub_ln546_reg_443(0),
      I4 => tmp_V_reg_428(1),
      O => \localbuffer_V_3_reg_459[25]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[29]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => tmp_V_reg_428(7),
      I3 => sub_ln546_reg_443(0),
      I4 => tmp_V_reg_428(6),
      I5 => sub_ln546_reg_443(1),
      O => \localbuffer_V_3_reg_459[25]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[26]_i_3_n_0\,
      I3 => sub_ln546_reg_443(4),
      I4 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[26]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => tmp_V_reg_428(2),
      I1 => sub_ln546_reg_443(0),
      I2 => tmp_V_reg_428(1),
      I3 => sub_ln546_reg_443(1),
      I4 => tmp_V_reg_428(0),
      I5 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[26]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => sub_ln546_reg_443(0),
      I3 => tmp_V_reg_428(7),
      I4 => sub_ln546_reg_443(1),
      O => \localbuffer_V_3_reg_459[26]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(3),
      I1 => tmp_V_reg_428(4),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(5),
      I4 => sub_ln546_reg_443(0),
      I5 => tmp_V_reg_428(6),
      O => \localbuffer_V_3_reg_459[26]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088800000008000"
    )
        port map (
      I0 => sub_ln546_reg_443(4),
      I1 => ret_reg_437(6),
      I2 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I3 => sub_ln546_reg_443(2),
      I4 => sub_ln546_reg_443(3),
      I5 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      O => localbuffer_V_3_fu_336_p3(27)
    );
\localbuffer_V_3_reg_459[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3000000"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[28]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[28]_i_3_n_0\,
      I2 => sub_ln546_reg_443(3),
      I3 => sub_ln546_reg_443(4),
      I4 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[28]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sub_ln546_reg_443(0),
      I1 => tmp_V_reg_428(0),
      I2 => sub_ln546_reg_443(1),
      I3 => sub_ln546_reg_443(2),
      I4 => \localbuffer_V_3_reg_459[28]_i_4_n_0\,
      O => \localbuffer_V_3_reg_459[28]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F777FDD7FFF7F"
    )
        port map (
      I0 => sub_ln546_reg_443(2),
      I1 => sub_ln546_reg_443(0),
      I2 => tmp_V_reg_428(7),
      I3 => sub_ln546_reg_443(1),
      I4 => tmp_V_reg_428(6),
      I5 => tmp_V_reg_428(5),
      O => \localbuffer_V_3_reg_459[28]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(1),
      I1 => tmp_V_reg_428(2),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(3),
      I4 => sub_ln546_reg_443(0),
      I5 => tmp_V_reg_428(4),
      O => \localbuffer_V_3_reg_459[28]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[29]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[29]_i_3_n_0\,
      I3 => sub_ln546_reg_443(4),
      I4 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[29]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => tmp_V_reg_428(1),
      I1 => sub_ln546_reg_443(0),
      I2 => tmp_V_reg_428(0),
      I3 => sub_ln546_reg_443(1),
      I4 => sub_ln546_reg_443(2),
      I5 => \localbuffer_V_3_reg_459[29]_i_4_n_0\,
      O => \localbuffer_V_3_reg_459[29]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sub_ln546_reg_443(1),
      I1 => tmp_V_reg_428(6),
      I2 => sub_ln546_reg_443(0),
      I3 => tmp_V_reg_428(7),
      I4 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[29]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(2),
      I1 => tmp_V_reg_428(3),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(4),
      I4 => sub_ln546_reg_443(0),
      I5 => tmp_V_reg_428(5),
      O => \localbuffer_V_3_reg_459[29]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[2]_i_2_n_0\,
      I2 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I3 => \localbuffer_V_3_reg_459[3]_i_3_n_0\,
      I4 => sub_ln546_reg_443(0),
      I5 => \localbuffer_V_3_reg_459[2]_i_3_n_0\,
      O => localbuffer_V_3_fu_336_p3(2)
    );
\localbuffer_V_3_reg_459[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[26]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[2]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tmp_V_reg_428(4),
      I1 => ret_reg_437(1),
      I2 => tmp_V_reg_428(6),
      I3 => ret_reg_437(2),
      I4 => tmp_V_reg_428(2),
      O => \localbuffer_V_3_reg_459[2]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[30]_i_2_n_0\,
      I1 => sub_ln546_reg_443(4),
      I2 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[30]_i_1_n_0\
    );
\localbuffer_V_3_reg_459[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[30]_i_3_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(7),
      I4 => sub_ln546_reg_443(0),
      I5 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[30]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[22]_i_4_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => \localbuffer_V_3_reg_459[26]_i_4_n_0\,
      O => \localbuffer_V_3_reg_459[30]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => icmp_ln878_reg_433,
      I3 => ret_reg_437(6),
      O => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I2 => icmp_ln878_reg_433,
      O => localbuffer_V_3_reg_4590
    );
\localbuffer_V_3_reg_459[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => sub_ln546_reg_443(3),
      I1 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I2 => sub_ln546_reg_443(2),
      I3 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I4 => sub_ln546_reg_443(4),
      I5 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[31]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(0),
      I1 => tmp_V_reg_428(1),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(2),
      I4 => sub_ln546_reg_443(0),
      I5 => tmp_V_reg_428(3),
      O => \localbuffer_V_3_reg_459[31]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_428(4),
      I1 => tmp_V_reg_428(5),
      I2 => sub_ln546_reg_443(1),
      I3 => tmp_V_reg_428(6),
      I4 => sub_ln546_reg_443(0),
      I5 => tmp_V_reg_428(7),
      O => \localbuffer_V_3_reg_459[31]_i_5_n_0\
    );
\localbuffer_V_3_reg_459[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F111F1F1F1111111"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[3]_i_2_n_0\,
      I2 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I3 => \localbuffer_V_3_reg_459[4]_i_2_n_0\,
      I4 => sub_ln546_reg_443(0),
      I5 => \localbuffer_V_3_reg_459[3]_i_3_n_0\,
      O => localbuffer_V_3_fu_336_p3(3)
    );
\localbuffer_V_3_reg_459[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sub_ln546_reg_443(3),
      I1 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I2 => sub_ln546_reg_443(2),
      O => \localbuffer_V_3_reg_459[3]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tmp_V_reg_428(5),
      I1 => ret_reg_437(1),
      I2 => tmp_V_reg_428(7),
      I3 => ret_reg_437(2),
      I4 => tmp_V_reg_428(3),
      O => \localbuffer_V_3_reg_459[3]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFF4F444444444"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[20]_i_2_n_0\,
      I2 => \localbuffer_V_3_reg_459[4]_i_2_n_0\,
      I3 => \localbuffer_V_3_reg_459[5]_i_5_n_0\,
      I4 => sub_ln546_reg_443(0),
      I5 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      O => localbuffer_V_3_fu_336_p3(4)
    );
\localbuffer_V_3_reg_459[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => tmp_V_reg_428(6),
      I1 => ret_reg_437(1),
      I2 => tmp_V_reg_428(4),
      I3 => ret_reg_437(2),
      O => \localbuffer_V_3_reg_459[4]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4FF4444"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[5]_i_2_n_0\,
      I1 => \localbuffer_V_3_reg_459[5]_i_3_n_0\,
      I2 => \localbuffer_V_3_reg_459[5]_i_4_n_0\,
      I3 => sub_ln546_reg_443(0),
      I4 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I5 => \localbuffer_V_3_reg_459[5]_i_5_n_0\,
      O => localbuffer_V_3_fu_336_p3(5)
    );
\localbuffer_V_3_reg_459[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sub_ln546_reg_443(4),
      I1 => ret_reg_437(6),
      O => \localbuffer_V_3_reg_459[5]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[29]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[5]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ret_reg_437(2),
      I1 => tmp_V_reg_428(6),
      I2 => ret_reg_437(1),
      O => \localbuffer_V_3_reg_459[5]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => tmp_V_reg_428(7),
      I1 => ret_reg_437(1),
      I2 => tmp_V_reg_428(5),
      I3 => ret_reg_437(2),
      O => \localbuffer_V_3_reg_459[5]_i_5_n_0\
    );
\localbuffer_V_3_reg_459[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => sub_ln546_reg_443(4),
      I1 => ret_reg_437(6),
      I2 => \localbuffer_V_3_reg_459[22]_i_3_n_0\,
      I3 => \localbuffer_V_3_reg_459[6]_i_2_n_0\,
      O => localbuffer_V_3_fu_336_p3(6)
    );
\localbuffer_V_3_reg_459[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0504000400000000"
    )
        port map (
      I0 => ret_reg_437(1),
      I1 => tmp_V_reg_428(6),
      I2 => ret_reg_437(2),
      I3 => sub_ln546_reg_443(0),
      I4 => tmp_V_reg_428(7),
      I5 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      O => \localbuffer_V_3_reg_459[6]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => sub_ln546_reg_443(4),
      I1 => ret_reg_437(6),
      I2 => \localbuffer_V_3_reg_459[7]_i_2_n_0\,
      I3 => sub_ln546_reg_443(0),
      I4 => \localbuffer_V_3_reg_459[7]_i_3_n_0\,
      I5 => \localbuffer_V_3_reg_459[7]_i_4_n_0\,
      O => localbuffer_V_3_fu_336_p3(7)
    );
\localbuffer_V_3_reg_459[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[31]_i_5_n_0\,
      I1 => sub_ln546_reg_443(2),
      I2 => \localbuffer_V_3_reg_459[31]_i_4_n_0\,
      I3 => sub_ln546_reg_443(3),
      O => \localbuffer_V_3_reg_459[7]_i_2_n_0\
    );
\localbuffer_V_3_reg_459[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_reg_437(3),
      I1 => ret_reg_437(6),
      I2 => ret_reg_437(5),
      I3 => ret_reg_437(4),
      O => \localbuffer_V_3_reg_459[7]_i_3_n_0\
    );
\localbuffer_V_3_reg_459[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ret_reg_437(1),
      I1 => tmp_V_reg_428(7),
      I2 => ret_reg_437(2),
      O => \localbuffer_V_3_reg_459[7]_i_4_n_0\
    );
\localbuffer_V_3_reg_459[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[24]_i_2_n_0\,
      I1 => ret_reg_437(6),
      I2 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(8)
    );
\localbuffer_V_3_reg_459[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \localbuffer_V_3_reg_459[25]_i_2_n_0\,
      I1 => sub_ln546_reg_443(3),
      I2 => \localbuffer_V_3_reg_459[25]_i_3_n_0\,
      I3 => ret_reg_437(6),
      I4 => sub_ln546_reg_443(4),
      O => localbuffer_V_3_fu_336_p3(9)
    );
\localbuffer_V_3_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(0),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[0]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(10),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[10]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(11),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[11]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(12),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[12]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(13),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[13]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(14),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[14]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(15),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[15]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(16),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[16]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(17),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[17]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(18),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[18]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(19),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[19]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(1),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[1]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(20),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[20]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(21),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[21]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(22),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[22]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[23]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[23]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[24]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[24]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[25]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[25]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[26]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[26]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(27),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[27]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[28]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[28]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[29]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[29]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(2),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[2]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[30]_i_1_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[30]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => \localbuffer_V_3_reg_459[31]_i_3_n_0\,
      Q => \localbuffer_V_3_reg_459_reg_n_0_[31]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(3),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[3]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(4),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[4]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(5),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[5]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(6),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[6]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(7),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[7]\,
      R => '0'
    );
\localbuffer_V_3_reg_459_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(8),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[8]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_3_reg_459_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => localbuffer_V_3_reg_4590,
      D => localbuffer_V_3_fu_336_p3(9),
      Q => \localbuffer_V_3_reg_459_reg_n_0_[9]\,
      R => localbuffer_V_3_reg_459(15)
    );
\localbuffer_V_fu_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[0]\,
      I5 => ret_2_reg_453(0),
      O => p_1_in(0)
    );
\localbuffer_V_fu_80[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[10]\,
      I5 => ret_2_reg_453(10),
      O => p_1_in(10)
    );
\localbuffer_V_fu_80[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[11]\,
      I5 => ret_2_reg_453(11),
      O => p_1_in(11)
    );
\localbuffer_V_fu_80[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[12]\,
      I5 => ret_2_reg_453(12),
      O => p_1_in(12)
    );
\localbuffer_V_fu_80[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[13]\,
      I5 => ret_2_reg_453(13),
      O => p_1_in(13)
    );
\localbuffer_V_fu_80[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[14]\,
      I5 => ret_2_reg_453(14),
      O => p_1_in(14)
    );
\localbuffer_V_fu_80[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[15]\,
      I5 => ret_2_reg_453(15),
      O => p_1_in(15)
    );
\localbuffer_V_fu_80[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[16]\,
      I5 => ret_2_reg_453(16),
      O => p_1_in(16)
    );
\localbuffer_V_fu_80[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[17]\,
      I5 => ret_2_reg_453(17),
      O => p_1_in(17)
    );
\localbuffer_V_fu_80[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[18]\,
      I5 => ret_2_reg_453(18),
      O => p_1_in(18)
    );
\localbuffer_V_fu_80[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[19]\,
      I5 => ret_2_reg_453(19),
      O => p_1_in(19)
    );
\localbuffer_V_fu_80[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[1]\,
      I5 => ret_2_reg_453(1),
      O => p_1_in(1)
    );
\localbuffer_V_fu_80[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[20]\,
      I5 => ret_2_reg_453(20),
      O => p_1_in(20)
    );
\localbuffer_V_fu_80[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[21]\,
      I5 => ret_2_reg_453(21),
      O => p_1_in(21)
    );
\localbuffer_V_fu_80[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[22]\,
      I5 => ret_2_reg_453(22),
      O => p_1_in(22)
    );
\localbuffer_V_fu_80[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[23]\,
      I5 => ret_2_reg_453(23),
      O => p_1_in(23)
    );
\localbuffer_V_fu_80[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[24]\,
      I5 => ret_2_reg_453(24),
      O => p_1_in(24)
    );
\localbuffer_V_fu_80[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[25]\,
      I5 => ret_2_reg_453(25),
      O => p_1_in(25)
    );
\localbuffer_V_fu_80[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[26]\,
      I5 => ret_2_reg_453(26),
      O => p_1_in(26)
    );
\localbuffer_V_fu_80[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[27]\,
      I5 => ret_2_reg_453(27),
      O => p_1_in(27)
    );
\localbuffer_V_fu_80[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[28]\,
      I5 => ret_2_reg_453(28),
      O => p_1_in(28)
    );
\localbuffer_V_fu_80[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[29]\,
      I5 => ret_2_reg_453(29),
      O => p_1_in(29)
    );
\localbuffer_V_fu_80[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[2]\,
      I5 => ret_2_reg_453(2),
      O => p_1_in(2)
    );
\localbuffer_V_fu_80[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[30]\,
      I5 => ret_2_reg_453(30),
      O => p_1_in(30)
    );
\localbuffer_V_fu_80[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \ap_CS_fsm[9]_i_3__0_n_0\,
      O => \localbuffer_V_fu_80[31]_i_2_n_0\
    );
\localbuffer_V_fu_80[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[31]\,
      I5 => ret_2_reg_453(31),
      O => p_1_in(31)
    );
\localbuffer_V_fu_80[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[3]\,
      I5 => ret_2_reg_453(3),
      O => p_1_in(3)
    );
\localbuffer_V_fu_80[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[4]\,
      I5 => ret_2_reg_453(4),
      O => p_1_in(4)
    );
\localbuffer_V_fu_80[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[5]\,
      I5 => ret_2_reg_453(5),
      O => p_1_in(5)
    );
\localbuffer_V_fu_80[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[6]\,
      I5 => ret_2_reg_453(6),
      O => p_1_in(6)
    );
\localbuffer_V_fu_80[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[7]\,
      I5 => ret_2_reg_453(7),
      O => p_1_in(7)
    );
\localbuffer_V_fu_80[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[8]\,
      I5 => ret_2_reg_453(8),
      O => p_1_in(8)
    );
\localbuffer_V_fu_80[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[9]\,
      I5 => ret_2_reg_453(9),
      O => p_1_in(9)
    );
\localbuffer_V_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(0),
      Q => localbuffer_V_fu_80(0),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(10),
      Q => localbuffer_V_fu_80(10),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(11),
      Q => localbuffer_V_fu_80(11),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(12),
      Q => localbuffer_V_fu_80(12),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(13),
      Q => localbuffer_V_fu_80(13),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(14),
      Q => localbuffer_V_fu_80(14),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(15),
      Q => localbuffer_V_fu_80(15),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(16),
      Q => localbuffer_V_fu_80(16),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(17),
      Q => localbuffer_V_fu_80(17),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(18),
      Q => localbuffer_V_fu_80(18),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(19),
      Q => localbuffer_V_fu_80(19),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(1),
      Q => localbuffer_V_fu_80(1),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(20),
      Q => localbuffer_V_fu_80(20),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(21),
      Q => localbuffer_V_fu_80(21),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(22),
      Q => localbuffer_V_fu_80(22),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(23),
      Q => localbuffer_V_fu_80(23),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(24),
      Q => localbuffer_V_fu_80(24),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(25),
      Q => localbuffer_V_fu_80(25),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(26),
      Q => localbuffer_V_fu_80(26),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(27),
      Q => localbuffer_V_fu_80(27),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(28),
      Q => localbuffer_V_fu_80(28),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(29),
      Q => localbuffer_V_fu_80(29),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(2),
      Q => localbuffer_V_fu_80(2),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(30),
      Q => localbuffer_V_fu_80(30),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(31),
      Q => localbuffer_V_fu_80(31),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(3),
      Q => localbuffer_V_fu_80(3),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(4),
      Q => localbuffer_V_fu_80(4),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(5),
      Q => localbuffer_V_fu_80(5),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(6),
      Q => localbuffer_V_fu_80(6),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(7),
      Q => localbuffer_V_fu_80(7),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(8),
      Q => localbuffer_V_fu_80(8),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\localbuffer_V_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \localbuffer_V_fu_80[31]_i_2_n_0\,
      D => p_1_in(9),
      Q => localbuffer_V_fu_80(9),
      R => MatStream2AxiStream_U0_cols_bound_per_npc_read
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080007FFF"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => \mOutPtr_reg[0]\(0),
      I2 => \icmp_ln878_reg_433[0]_i_1_n_0\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg[0]_1\,
      O => internal_empty_n_reg_0
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => MatStream2AxiStream_U0_ap_start,
      I1 => ap_CS_fsm_state14,
      I2 => ldata_full_n,
      I3 => \ap_CS_fsm[9]_i_4__0_n_0\,
      O => internal_empty_n_reg
    );
mul_32ns_32ns_64_7_1_U101: entity work.base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      Q(0) => \^q\(0),
      \a_reg0_reg[31]\(14 downto 0) => rows_read_reg_366(31 downto 17),
      ap_clk => ap_clk,
      buff2_reg(31 downto 0) => cols_bound_per_npc_read_reg_371(31 downto 0),
      buff4_reg(63 downto 0) => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(63 downto 0)
    );
\mul_ln1310_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(0),
      Q => mul_ln1310_reg_398(0),
      R => '0'
    );
\mul_ln1310_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(10),
      Q => mul_ln1310_reg_398(10),
      R => '0'
    );
\mul_ln1310_reg_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(11),
      Q => mul_ln1310_reg_398(11),
      R => '0'
    );
\mul_ln1310_reg_398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(12),
      Q => mul_ln1310_reg_398(12),
      R => '0'
    );
\mul_ln1310_reg_398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(13),
      Q => mul_ln1310_reg_398(13),
      R => '0'
    );
\mul_ln1310_reg_398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(14),
      Q => mul_ln1310_reg_398(14),
      R => '0'
    );
\mul_ln1310_reg_398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(15),
      Q => mul_ln1310_reg_398(15),
      R => '0'
    );
\mul_ln1310_reg_398_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(16),
      Q => mul_ln1310_reg_398(16),
      R => '0'
    );
\mul_ln1310_reg_398_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(17),
      Q => mul_ln1310_reg_398(17),
      R => '0'
    );
\mul_ln1310_reg_398_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(18),
      Q => mul_ln1310_reg_398(18),
      R => '0'
    );
\mul_ln1310_reg_398_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(19),
      Q => mul_ln1310_reg_398(19),
      R => '0'
    );
\mul_ln1310_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(1),
      Q => mul_ln1310_reg_398(1),
      R => '0'
    );
\mul_ln1310_reg_398_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(20),
      Q => mul_ln1310_reg_398(20),
      R => '0'
    );
\mul_ln1310_reg_398_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(21),
      Q => mul_ln1310_reg_398(21),
      R => '0'
    );
\mul_ln1310_reg_398_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(22),
      Q => mul_ln1310_reg_398(22),
      R => '0'
    );
\mul_ln1310_reg_398_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(23),
      Q => mul_ln1310_reg_398(23),
      R => '0'
    );
\mul_ln1310_reg_398_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(24),
      Q => mul_ln1310_reg_398(24),
      R => '0'
    );
\mul_ln1310_reg_398_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(25),
      Q => mul_ln1310_reg_398(25),
      R => '0'
    );
\mul_ln1310_reg_398_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(26),
      Q => mul_ln1310_reg_398(26),
      R => '0'
    );
\mul_ln1310_reg_398_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(27),
      Q => mul_ln1310_reg_398(27),
      R => '0'
    );
\mul_ln1310_reg_398_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(28),
      Q => mul_ln1310_reg_398(28),
      R => '0'
    );
\mul_ln1310_reg_398_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(29),
      Q => mul_ln1310_reg_398(29),
      R => '0'
    );
\mul_ln1310_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(2),
      Q => mul_ln1310_reg_398(2),
      R => '0'
    );
\mul_ln1310_reg_398_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(30),
      Q => mul_ln1310_reg_398(30),
      R => '0'
    );
\mul_ln1310_reg_398_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(31),
      Q => mul_ln1310_reg_398(31),
      R => '0'
    );
\mul_ln1310_reg_398_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(32),
      Q => mul_ln1310_reg_398(32),
      R => '0'
    );
\mul_ln1310_reg_398_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(33),
      Q => mul_ln1310_reg_398(33),
      R => '0'
    );
\mul_ln1310_reg_398_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(34),
      Q => mul_ln1310_reg_398(34),
      R => '0'
    );
\mul_ln1310_reg_398_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(35),
      Q => mul_ln1310_reg_398(35),
      R => '0'
    );
\mul_ln1310_reg_398_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(36),
      Q => mul_ln1310_reg_398(36),
      R => '0'
    );
\mul_ln1310_reg_398_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(37),
      Q => mul_ln1310_reg_398(37),
      R => '0'
    );
\mul_ln1310_reg_398_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(38),
      Q => mul_ln1310_reg_398(38),
      R => '0'
    );
\mul_ln1310_reg_398_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(39),
      Q => mul_ln1310_reg_398(39),
      R => '0'
    );
\mul_ln1310_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(3),
      Q => mul_ln1310_reg_398(3),
      R => '0'
    );
\mul_ln1310_reg_398_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(40),
      Q => mul_ln1310_reg_398(40),
      R => '0'
    );
\mul_ln1310_reg_398_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(41),
      Q => mul_ln1310_reg_398(41),
      R => '0'
    );
\mul_ln1310_reg_398_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(42),
      Q => mul_ln1310_reg_398(42),
      R => '0'
    );
\mul_ln1310_reg_398_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(43),
      Q => mul_ln1310_reg_398(43),
      R => '0'
    );
\mul_ln1310_reg_398_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(44),
      Q => mul_ln1310_reg_398(44),
      R => '0'
    );
\mul_ln1310_reg_398_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(45),
      Q => mul_ln1310_reg_398(45),
      R => '0'
    );
\mul_ln1310_reg_398_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(46),
      Q => mul_ln1310_reg_398(46),
      R => '0'
    );
\mul_ln1310_reg_398_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(47),
      Q => mul_ln1310_reg_398(47),
      R => '0'
    );
\mul_ln1310_reg_398_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(48),
      Q => mul_ln1310_reg_398(48),
      R => '0'
    );
\mul_ln1310_reg_398_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(49),
      Q => mul_ln1310_reg_398(49),
      R => '0'
    );
\mul_ln1310_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(4),
      Q => mul_ln1310_reg_398(4),
      R => '0'
    );
\mul_ln1310_reg_398_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(50),
      Q => mul_ln1310_reg_398(50),
      R => '0'
    );
\mul_ln1310_reg_398_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(51),
      Q => mul_ln1310_reg_398(51),
      R => '0'
    );
\mul_ln1310_reg_398_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(52),
      Q => mul_ln1310_reg_398(52),
      R => '0'
    );
\mul_ln1310_reg_398_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(53),
      Q => mul_ln1310_reg_398(53),
      R => '0'
    );
\mul_ln1310_reg_398_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(54),
      Q => mul_ln1310_reg_398(54),
      R => '0'
    );
\mul_ln1310_reg_398_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(55),
      Q => mul_ln1310_reg_398(55),
      R => '0'
    );
\mul_ln1310_reg_398_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(56),
      Q => mul_ln1310_reg_398(56),
      R => '0'
    );
\mul_ln1310_reg_398_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(57),
      Q => mul_ln1310_reg_398(57),
      R => '0'
    );
\mul_ln1310_reg_398_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(58),
      Q => mul_ln1310_reg_398(58),
      R => '0'
    );
\mul_ln1310_reg_398_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(59),
      Q => mul_ln1310_reg_398(59),
      R => '0'
    );
\mul_ln1310_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(5),
      Q => mul_ln1310_reg_398(5),
      R => '0'
    );
\mul_ln1310_reg_398_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(60),
      Q => mul_ln1310_reg_398(60),
      R => '0'
    );
\mul_ln1310_reg_398_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(61),
      Q => mul_ln1310_reg_398(61),
      R => '0'
    );
\mul_ln1310_reg_398_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(62),
      Q => mul_ln1310_reg_398(62),
      R => '0'
    );
\mul_ln1310_reg_398_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(63),
      Q => mul_ln1310_reg_398(63),
      R => '0'
    );
\mul_ln1310_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(6),
      Q => mul_ln1310_reg_398(6),
      R => '0'
    );
\mul_ln1310_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(7),
      Q => mul_ln1310_reg_398(7),
      R => '0'
    );
\mul_ln1310_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(8),
      Q => mul_ln1310_reg_398(8),
      R => '0'
    );
\mul_ln1310_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0\(9),
      Q => mul_ln1310_reg_398(9),
      R => '0'
    );
\ret_2_reg_453[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \ret_2_reg_453[0]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[0]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[1]\,
      I4 => \filled_V_reg_138_reg_n_0_[2]\,
      I5 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(0)
    );
\ret_2_reg_453[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(0),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(0),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[0]\,
      O => \ret_2_reg_453[0]_i_2_n_0\
    );
\ret_2_reg_453[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => tmp_V_reg_428(0),
      O => \ret_2_reg_453[0]_i_3_n_0\
    );
\ret_2_reg_453[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000101F"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => \ret_2_reg_453[26]_i_2_n_0\,
      I2 => \filled_V_reg_138_reg_n_0_[3]\,
      I3 => \ret_2_reg_453[26]_i_3_n_0\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[10]_i_2_n_0\,
      O => ret_2_fu_305_p2(10)
    );
\ret_2_reg_453[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(10),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(10),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[10]\,
      O => \ret_2_reg_453[10]_i_2_n_0\
    );
\ret_2_reg_453[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000344"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[11]_i_2_n_0\,
      O => ret_2_fu_305_p2(11)
    );
\ret_2_reg_453[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(11),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(11),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[11]\,
      O => \ret_2_reg_453[11]_i_2_n_0\
    );
\ret_2_reg_453[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \ret_2_reg_453[28]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[28]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[12]_i_2_n_0\,
      O => ret_2_fu_305_p2(12)
    );
\ret_2_reg_453[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(12),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(12),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[12]\,
      O => \ret_2_reg_453[12]_i_2_n_0\
    );
\ret_2_reg_453[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \ret_2_reg_453[29]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[29]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[13]_i_2_n_0\,
      O => ret_2_fu_305_p2(13)
    );
\ret_2_reg_453[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(13),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(13),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[13]\,
      O => \ret_2_reg_453[13]_i_2_n_0\
    );
\ret_2_reg_453[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \ret_2_reg_453[30]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[30]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[14]_i_2_n_0\,
      O => ret_2_fu_305_p2(14)
    );
\ret_2_reg_453[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(14),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(14),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[14]\,
      O => \ret_2_reg_453[14]_i_2_n_0\
    );
\ret_2_reg_453[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004700"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[15]_i_2_n_0\,
      O => ret_2_fu_305_p2(15)
    );
\ret_2_reg_453[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(15),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(15),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[15]\,
      O => \ret_2_reg_453[15]_i_2_n_0\
    );
\ret_2_reg_453[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFFBA"
    )
        port map (
      I0 => \ret_2_reg_453[16]_i_2_n_0\,
      I1 => \ret_2_reg_453[16]_i_3_n_0\,
      I2 => \filled_V_reg_138_reg_n_0_[3]\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[16]_i_4_n_0\,
      O => ret_2_fu_305_p2(16)
    );
\ret_2_reg_453[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(16),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(16),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[16]\,
      O => \ret_2_reg_453[16]_i_2_n_0\
    );
\ret_2_reg_453[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ret_2_reg_453[28]_i_5_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[28]_i_3_n_0\,
      O => \ret_2_reg_453[16]_i_3_n_0\
    );
\ret_2_reg_453[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \filled_V_reg_138_reg_n_0_[5]\,
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => tmp_V_reg_428(0),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      I5 => \filled_V_reg_138_reg_n_0_[2]\,
      O => \ret_2_reg_453[16]_i_4_n_0\
    );
\ret_2_reg_453[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAFBA"
    )
        port map (
      I0 => \ret_2_reg_453[17]_i_2_n_0\,
      I1 => \ret_2_reg_453[17]_i_3_n_0\,
      I2 => \filled_V_reg_138_reg_n_0_[3]\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[17]_i_4_n_0\,
      O => ret_2_fu_305_p2(17)
    );
\ret_2_reg_453[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(17),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(17),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[17]\,
      O => \ret_2_reg_453[17]_i_2_n_0\
    );
\ret_2_reg_453[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ret_2_reg_453[29]_i_5_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[17]_i_5_n_0\,
      O => \ret_2_reg_453[17]_i_3_n_0\
    );
\ret_2_reg_453[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEFFF"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => \filled_V_reg_138_reg_n_0_[1]\,
      I2 => tmp_V_reg_428(0),
      I3 => \filled_V_reg_138_reg_n_0_[0]\,
      I4 => tmp_V_reg_428(1),
      I5 => \filled_V_reg_138_reg_n_0_[5]\,
      O => \ret_2_reg_453[17]_i_4_n_0\
    );
\ret_2_reg_453[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFDFFFF"
    )
        port map (
      I0 => tmp_V_reg_428(7),
      I1 => \filled_V_reg_138_reg_n_0_[5]\,
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => tmp_V_reg_428(6),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      O => \ret_2_reg_453[17]_i_5_n_0\
    );
\ret_2_reg_453[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00110F00"
    )
        port map (
      I0 => \ret_2_reg_453[26]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[26]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[18]_i_2_n_0\,
      O => ret_2_fu_305_p2(18)
    );
\ret_2_reg_453[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(18),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(18),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[18]\,
      O => \ret_2_reg_453[18]_i_2_n_0\
    );
\ret_2_reg_453[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAABBAEAA"
    )
        port map (
      I0 => \ret_2_reg_453[19]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[31]_i_3_n_0\,
      O => ret_2_fu_305_p2(19)
    );
\ret_2_reg_453[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(19),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(19),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[19]\,
      O => \ret_2_reg_453[19]_i_2_n_0\
    );
\ret_2_reg_453[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \ret_2_reg_453[1]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[1]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[1]\,
      I4 => \filled_V_reg_138_reg_n_0_[2]\,
      I5 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(1)
    );
\ret_2_reg_453[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(1),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(1),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[1]\,
      O => \ret_2_reg_453[1]_i_2_n_0\
    );
\ret_2_reg_453[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => tmp_V_reg_428(1),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => tmp_V_reg_428(0),
      O => \ret_2_reg_453[1]_i_3_n_0\
    );
\ret_2_reg_453[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAABBBBAEAA"
    )
        port map (
      I0 => \ret_2_reg_453[20]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[28]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[28]_i_2_n_0\,
      O => ret_2_fu_305_p2(20)
    );
\ret_2_reg_453[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(20),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(20),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[20]\,
      O => \ret_2_reg_453[20]_i_2_n_0\
    );
\ret_2_reg_453[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F0FA"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \ret_2_reg_453[29]_i_2_n_0\,
      I2 => \ret_2_reg_453[21]_i_2_n_0\,
      I3 => \ret_2_reg_453[29]_i_3_n_0\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(21)
    );
\ret_2_reg_453[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(21),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(21),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[21]\,
      O => \ret_2_reg_453[21]_i_2_n_0\
    );
\ret_2_reg_453[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F0FA"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \ret_2_reg_453[30]_i_2_n_0\,
      I2 => \ret_2_reg_453[22]_i_2_n_0\,
      I3 => \ret_2_reg_453[30]_i_3_n_0\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(22)
    );
\ret_2_reg_453[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(22),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(22),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[22]\,
      O => \ret_2_reg_453[22]_i_2_n_0\
    );
\ret_2_reg_453[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00470000"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[23]_i_2_n_0\,
      O => ret_2_fu_305_p2(23)
    );
\ret_2_reg_453[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(23),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(23),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[23]\,
      O => \ret_2_reg_453[23]_i_2_n_0\
    );
\ret_2_reg_453[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ret_2_reg_453[24]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[4]\,
      I2 => \ret_2_reg_453[24]_i_3_n_0\,
      O => ret_2_fu_305_p2(24)
    );
\ret_2_reg_453[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => \filled_V_reg_138_reg_n_0_[1]\,
      I2 => \ret_2_reg_453[0]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \ret_2_reg_453[16]_i_3_n_0\,
      O => \ret_2_reg_453[24]_i_2_n_0\
    );
\ret_2_reg_453[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(24),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(24),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[24]\,
      O => \ret_2_reg_453[24]_i_3_n_0\
    );
\ret_2_reg_453[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ret_2_reg_453[25]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[4]\,
      I2 => \ret_2_reg_453[25]_i_3_n_0\,
      O => ret_2_fu_305_p2(25)
    );
\ret_2_reg_453[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => \filled_V_reg_138_reg_n_0_[1]\,
      I2 => \ret_2_reg_453[1]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \ret_2_reg_453[17]_i_3_n_0\,
      O => \ret_2_reg_453[25]_i_2_n_0\
    );
\ret_2_reg_453[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(25),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(25),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[25]\,
      O => \ret_2_reg_453[25]_i_3_n_0\
    );
\ret_2_reg_453[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF101F0000"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => \ret_2_reg_453[26]_i_2_n_0\,
      I2 => \filled_V_reg_138_reg_n_0_[3]\,
      I3 => \ret_2_reg_453[26]_i_3_n_0\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[26]_i_4_n_0\,
      O => ret_2_fu_305_p2(26)
    );
\ret_2_reg_453[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCF4F7FFFFF4F7"
    )
        port map (
      I0 => tmp_V_reg_428(0),
      I1 => \filled_V_reg_138_reg_n_0_[1]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(2),
      I4 => \filled_V_reg_138_reg_n_0_[0]\,
      I5 => tmp_V_reg_428(1),
      O => \ret_2_reg_453[26]_i_2_n_0\
    );
\ret_2_reg_453[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBBBBBBBBB"
    )
        port map (
      I0 => \ret_2_reg_453[30]_i_5_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[5]\,
      I4 => tmp_V_reg_428(7),
      I5 => \filled_V_reg_138_reg_n_0_[1]\,
      O => \ret_2_reg_453[26]_i_3_n_0\
    );
\ret_2_reg_453[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(26),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(26),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[26]\,
      O => \ret_2_reg_453[26]_i_4_n_0\
    );
\ret_2_reg_453[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03440000"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[27]_i_2_n_0\,
      O => ret_2_fu_305_p2(27)
    );
\ret_2_reg_453[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(27),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(27),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[27]\,
      O => \ret_2_reg_453[27]_i_2_n_0\
    );
\ret_2_reg_453[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47440000"
    )
        port map (
      I0 => \ret_2_reg_453[28]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[28]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[28]_i_4_n_0\,
      O => ret_2_fu_305_p2(28)
    );
\ret_2_reg_453[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => tmp_V_reg_428(0),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[5]\,
      I4 => \filled_V_reg_138_reg_n_0_[2]\,
      I5 => \ret_2_reg_453[28]_i_5_n_0\,
      O => \ret_2_reg_453[28]_i_2_n_0\
    );
\ret_2_reg_453[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF505FFFFF3F3F"
    )
        port map (
      I0 => tmp_V_reg_428(5),
      I1 => tmp_V_reg_428(6),
      I2 => \filled_V_reg_138_reg_n_0_[1]\,
      I3 => tmp_V_reg_428(7),
      I4 => \filled_V_reg_138_reg_n_0_[5]\,
      I5 => \filled_V_reg_138_reg_n_0_[0]\,
      O => \ret_2_reg_453[28]_i_3_n_0\
    );
\ret_2_reg_453[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(28),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(28),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[28]\,
      O => \ret_2_reg_453[28]_i_4_n_0\
    );
\ret_2_reg_453[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => tmp_V_reg_428(2),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => tmp_V_reg_428(1),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      I5 => \ret_2_reg_453[28]_i_6_n_0\,
      O => \ret_2_reg_453[28]_i_5_n_0\
    );
\ret_2_reg_453[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_V_reg_428(3),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(4),
      O => \ret_2_reg_453[28]_i_6_n_0\
    );
\ret_2_reg_453[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \ret_2_reg_453[29]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[29]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[29]_i_4_n_0\,
      O => ret_2_fu_305_p2(29)
    );
\ret_2_reg_453[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => \ret_2_reg_453[1]_i_3_n_0\,
      I2 => \filled_V_reg_138_reg_n_0_[2]\,
      I3 => \ret_2_reg_453[29]_i_5_n_0\,
      O => \ret_2_reg_453[29]_i_2_n_0\
    );
\ret_2_reg_453[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF7FFFFFFFFF"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => tmp_V_reg_428(6),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[5]\,
      I4 => tmp_V_reg_428(7),
      I5 => \filled_V_reg_138_reg_n_0_[2]\,
      O => \ret_2_reg_453[29]_i_3_n_0\
    );
\ret_2_reg_453[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(29),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(29),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[29]\,
      O => \ret_2_reg_453[29]_i_4_n_0\
    );
\ret_2_reg_453[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_V_reg_428(2),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(3),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      I5 => \ret_2_reg_453[29]_i_6_n_0\,
      O => \ret_2_reg_453[29]_i_5_n_0\
    );
\ret_2_reg_453[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_V_reg_428(4),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(5),
      O => \ret_2_reg_453[29]_i_6_n_0\
    );
\ret_2_reg_453[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \ret_2_reg_453[2]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[26]_i_2_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(2)
    );
\ret_2_reg_453[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(2),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(2),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[2]\,
      O => \ret_2_reg_453[2]_i_2_n_0\
    );
\ret_2_reg_453[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \ret_2_reg_453[30]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[30]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \ret_2_reg_453[30]_i_4_n_0\,
      O => ret_2_fu_305_p2(30)
    );
\ret_2_reg_453[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ret_2_reg_453[26]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[30]_i_5_n_0\,
      O => \ret_2_reg_453[30]_i_2_n_0\
    );
\ret_2_reg_453[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => tmp_V_reg_428(7),
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => \filled_V_reg_138_reg_n_0_[0]\,
      I4 => \filled_V_reg_138_reg_n_0_[2]\,
      O => \ret_2_reg_453[30]_i_3_n_0\
    );
\ret_2_reg_453[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(30),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(30),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[30]\,
      O => \ret_2_reg_453[30]_i_4_n_0\
    );
\ret_2_reg_453[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_V_reg_428(3),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(4),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      I5 => \ret_2_reg_453[30]_i_6_n_0\,
      O => \ret_2_reg_453[30]_i_5_n_0\
    );
\ret_2_reg_453[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_V_reg_428(5),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(6),
      O => \ret_2_reg_453[30]_i_6_n_0\
    );
\ret_2_reg_453[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[9]_i_3__0_n_0\,
      O => ret_2_reg_4530
    );
\ret_2_reg_453[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47000000"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      I5 => \ret_2_reg_453[31]_i_5_n_0\,
      O => ret_2_fu_305_p2(31)
    );
\ret_2_reg_453[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88BBBB8BBB"
    )
        port map (
      I0 => \ret_2_reg_453[1]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[1]\,
      I2 => tmp_V_reg_428(2),
      I3 => \filled_V_reg_138_reg_n_0_[0]\,
      I4 => \filled_V_reg_138_reg_n_0_[5]\,
      I5 => tmp_V_reg_428(3),
      O => \ret_2_reg_453[31]_i_3_n_0\
    );
\ret_2_reg_453[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_V_reg_428(4),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(5),
      I4 => \filled_V_reg_138_reg_n_0_[1]\,
      I5 => \ret_2_reg_453[31]_i_6_n_0\,
      O => \ret_2_reg_453[31]_i_4_n_0\
    );
\ret_2_reg_453[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(31),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(31),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[31]\,
      O => \ret_2_reg_453[31]_i_5_n_0\
    );
\ret_2_reg_453[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_V_reg_428(6),
      I1 => \filled_V_reg_138_reg_n_0_[0]\,
      I2 => \filled_V_reg_138_reg_n_0_[5]\,
      I3 => tmp_V_reg_428(7),
      O => \ret_2_reg_453[31]_i_6_n_0\
    );
\ret_2_reg_453[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \ret_2_reg_453[3]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[31]_i_3_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      I4 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(3)
    );
\ret_2_reg_453[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(3),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(3),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[3]\,
      O => \ret_2_reg_453[3]_i_2_n_0\
    );
\ret_2_reg_453[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \ret_2_reg_453[4]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \ret_2_reg_453[28]_i_2_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(4)
    );
\ret_2_reg_453[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(4),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(4),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[4]\,
      O => \ret_2_reg_453[4]_i_2_n_0\
    );
\ret_2_reg_453[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \ret_2_reg_453[29]_i_2_n_0\,
      I2 => \ret_2_reg_453[5]_i_2_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(5)
    );
\ret_2_reg_453[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(5),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(5),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[5]\,
      O => \ret_2_reg_453[5]_i_2_n_0\
    );
\ret_2_reg_453[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => \ret_2_reg_453[30]_i_2_n_0\,
      I2 => \ret_2_reg_453[6]_i_2_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(6)
    );
\ret_2_reg_453[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(6),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(6),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[6]\,
      O => \ret_2_reg_453[6]_i_2_n_0\
    );
\ret_2_reg_453[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0047"
    )
        port map (
      I0 => \ret_2_reg_453[31]_i_3_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[2]\,
      I2 => \ret_2_reg_453[31]_i_4_n_0\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      I4 => \ret_2_reg_453[7]_i_2_n_0\,
      I5 => \filled_V_reg_138_reg_n_0_[4]\,
      O => ret_2_fu_305_p2(7)
    );
\ret_2_reg_453[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(7),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(7),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[7]\,
      O => \ret_2_reg_453[7]_i_2_n_0\
    );
\ret_2_reg_453[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ret_2_reg_453[24]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[4]\,
      I2 => \ret_2_reg_453[8]_i_2_n_0\,
      O => ret_2_fu_305_p2(8)
    );
\ret_2_reg_453[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(8),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(8),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[8]\,
      O => \ret_2_reg_453[8]_i_2_n_0\
    );
\ret_2_reg_453[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ret_2_reg_453[25]_i_2_n_0\,
      I1 => \filled_V_reg_138_reg_n_0_[4]\,
      I2 => \ret_2_reg_453[9]_i_2_n_0\,
      O => ret_2_fu_305_p2(9)
    );
\ret_2_reg_453[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => localbuffer_V_fu_80(9),
      I1 => \SRL_SIG[0][31]_i_4_n_0\,
      I2 => ret_2_reg_453(9),
      I3 => icmp_ln878_reg_433_pp0_iter3_reg,
      I4 => \localbuffer_V_3_reg_459_reg_n_0_[9]\,
      O => \ret_2_reg_453[9]_i_2_n_0\
    );
\ret_2_reg_453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(0),
      Q => ret_2_reg_453(0),
      R => '0'
    );
\ret_2_reg_453_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(10),
      Q => ret_2_reg_453(10),
      R => '0'
    );
\ret_2_reg_453_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(11),
      Q => ret_2_reg_453(11),
      R => '0'
    );
\ret_2_reg_453_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(12),
      Q => ret_2_reg_453(12),
      R => '0'
    );
\ret_2_reg_453_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(13),
      Q => ret_2_reg_453(13),
      R => '0'
    );
\ret_2_reg_453_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(14),
      Q => ret_2_reg_453(14),
      R => '0'
    );
\ret_2_reg_453_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(15),
      Q => ret_2_reg_453(15),
      R => '0'
    );
\ret_2_reg_453_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(16),
      Q => ret_2_reg_453(16),
      R => '0'
    );
\ret_2_reg_453_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(17),
      Q => ret_2_reg_453(17),
      R => '0'
    );
\ret_2_reg_453_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(18),
      Q => ret_2_reg_453(18),
      R => '0'
    );
\ret_2_reg_453_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(19),
      Q => ret_2_reg_453(19),
      R => '0'
    );
\ret_2_reg_453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(1),
      Q => ret_2_reg_453(1),
      R => '0'
    );
\ret_2_reg_453_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(20),
      Q => ret_2_reg_453(20),
      R => '0'
    );
\ret_2_reg_453_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(21),
      Q => ret_2_reg_453(21),
      R => '0'
    );
\ret_2_reg_453_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(22),
      Q => ret_2_reg_453(22),
      R => '0'
    );
\ret_2_reg_453_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(23),
      Q => ret_2_reg_453(23),
      R => '0'
    );
\ret_2_reg_453_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(24),
      Q => ret_2_reg_453(24),
      R => '0'
    );
\ret_2_reg_453_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(25),
      Q => ret_2_reg_453(25),
      R => '0'
    );
\ret_2_reg_453_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(26),
      Q => ret_2_reg_453(26),
      R => '0'
    );
\ret_2_reg_453_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(27),
      Q => ret_2_reg_453(27),
      R => '0'
    );
\ret_2_reg_453_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(28),
      Q => ret_2_reg_453(28),
      R => '0'
    );
\ret_2_reg_453_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(29),
      Q => ret_2_reg_453(29),
      R => '0'
    );
\ret_2_reg_453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(2),
      Q => ret_2_reg_453(2),
      R => '0'
    );
\ret_2_reg_453_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(30),
      Q => ret_2_reg_453(30),
      R => '0'
    );
\ret_2_reg_453_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(31),
      Q => ret_2_reg_453(31),
      R => '0'
    );
\ret_2_reg_453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(3),
      Q => ret_2_reg_453(3),
      R => '0'
    );
\ret_2_reg_453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(4),
      Q => ret_2_reg_453(4),
      R => '0'
    );
\ret_2_reg_453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(5),
      Q => ret_2_reg_453(5),
      R => '0'
    );
\ret_2_reg_453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(6),
      Q => ret_2_reg_453(6),
      R => '0'
    );
\ret_2_reg_453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(7),
      Q => ret_2_reg_453(7),
      R => '0'
    );
\ret_2_reg_453_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(8),
      Q => ret_2_reg_453(8),
      R => '0'
    );
\ret_2_reg_453_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_2_reg_4530,
      D => ret_2_fu_305_p2(9),
      Q => ret_2_reg_453(9),
      R => '0'
    );
\ret_reg_437[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => filled_V_1_reg_448_reg(1),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => filled_V_1_reg_448_reg(0),
      O => ret_fu_262_p2(1)
    );
\ret_reg_437[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[2]\,
      I1 => filled_V_1_reg_448_reg(2),
      I2 => zext_ln1347_fu_258_p1(0),
      I3 => filled_V_1_reg_448_reg(1),
      I4 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I5 => \filled_V_reg_138_reg_n_0_[1]\,
      O => ret_fu_262_p2(2)
    );
\ret_reg_437[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => filled_V_1_reg_448_reg(3),
      I2 => \ret_reg_437[3]_i_2_n_0\,
      I3 => filled_V_1_reg_448_reg(2),
      I4 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I5 => \filled_V_reg_138_reg_n_0_[2]\,
      O => ret_fu_262_p2(3)
    );
\ret_reg_437[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[1]\,
      I1 => filled_V_1_reg_448_reg(1),
      I2 => \filled_V_reg_138_reg_n_0_[0]\,
      I3 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => filled_V_1_reg_448_reg(0),
      O => \ret_reg_437[3]_i_2_n_0\
    );
\ret_reg_437[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[4]\,
      I1 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => filled_V_1_reg_448_reg(4),
      I4 => \ret_reg_437[4]_i_2_n_0\,
      O => ret_fu_262_p2(4)
    );
\ret_reg_437[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[3]\,
      I1 => filled_V_1_reg_448_reg(3),
      I2 => \ret_reg_437[3]_i_2_n_0\,
      I3 => filled_V_1_reg_448_reg(2),
      I4 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I5 => \filled_V_reg_138_reg_n_0_[2]\,
      O => \ret_reg_437[4]_i_2_n_0\
    );
\ret_reg_437[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => filled_V_1_reg_448_reg(5),
      I4 => \ret_reg_437[6]_i_4_n_0\,
      O => ret_fu_262_p2(5)
    );
\ret_reg_437[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AA8888A888"
    )
        port map (
      I0 => \icmp_ln878_reg_433[0]_i_1_n_0\,
      I1 => \ret_reg_437[6]_i_3_n_0\,
      I2 => filled_V_1_reg_448_reg(5),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \filled_V_reg_138_reg_n_0_[5]\,
      O => ret_reg_4370
    );
\ret_reg_437[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[5]\,
      I1 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => filled_V_1_reg_448_reg(5),
      I4 => \ret_reg_437[6]_i_4_n_0\,
      O => ret_fu_262_p2(6)
    );
\ret_reg_437[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(3),
      I1 => \filled_V_reg_138_reg_n_0_[3]\,
      I2 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      I4 => \icmp_ln878_reg_433[0]_i_3_n_0\,
      I5 => filled_V_1_reg_448_reg(4),
      O => \ret_reg_437[6]_i_3_n_0\
    );
\ret_reg_437[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004575"
    )
        port map (
      I0 => \filled_V_reg_138_reg_n_0_[4]\,
      I1 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => filled_V_1_reg_448_reg(4),
      I4 => \ret_reg_437[4]_i_2_n_0\,
      O => \ret_reg_437[6]_i_4_n_0\
    );
\ret_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(1),
      Q => ret_reg_437(1),
      R => '0'
    );
\ret_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(2),
      Q => ret_reg_437(2),
      R => '0'
    );
\ret_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(3),
      Q => ret_reg_437(3),
      R => '0'
    );
\ret_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(4),
      Q => ret_reg_437(4),
      R => '0'
    );
\ret_reg_437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(5),
      Q => ret_reg_437(5),
      R => '0'
    );
\ret_reg_437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => ret_fu_262_p2(6),
      Q => ret_reg_437(6),
      R => '0'
    );
\rows_read_reg_366_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(0),
      Q => rows_read_reg_366(17),
      R => '0'
    );
\rows_read_reg_366_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(1),
      Q => rows_read_reg_366(18),
      R => '0'
    );
\rows_read_reg_366_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(2),
      Q => rows_read_reg_366(19),
      R => '0'
    );
\rows_read_reg_366_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(3),
      Q => rows_read_reg_366(20),
      R => '0'
    );
\rows_read_reg_366_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(4),
      Q => rows_read_reg_366(21),
      R => '0'
    );
\rows_read_reg_366_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(5),
      Q => rows_read_reg_366(22),
      R => '0'
    );
\rows_read_reg_366_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(6),
      Q => rows_read_reg_366(23),
      R => '0'
    );
\rows_read_reg_366_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(7),
      Q => rows_read_reg_366(24),
      R => '0'
    );
\rows_read_reg_366_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(8),
      Q => rows_read_reg_366(25),
      R => '0'
    );
\rows_read_reg_366_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(9),
      Q => rows_read_reg_366(26),
      R => '0'
    );
\rows_read_reg_366_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(10),
      Q => rows_read_reg_366(27),
      R => '0'
    );
\rows_read_reg_366_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(11),
      Q => rows_read_reg_366(28),
      R => '0'
    );
\rows_read_reg_366_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(12),
      Q => rows_read_reg_366(29),
      R => '0'
    );
\rows_read_reg_366_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(13),
      Q => rows_read_reg_366(30),
      R => '0'
    );
\rows_read_reg_366_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_read_reg_366_reg[31]_0\(14),
      Q => rows_read_reg_366(31),
      R => '0'
    );
sub_i_fu_180_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_i_fu_180_p2_carry_n_0,
      CO(2) => sub_i_fu_180_p2_carry_n_1,
      CO(1) => sub_i_fu_180_p2_carry_n_2,
      CO(0) => sub_i_fu_180_p2_carry_n_3,
      CYINIT => cols_bound_per_npc_read_reg_371(0),
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(4 downto 1),
      O(3 downto 0) => sub_i_fu_180_p2(4 downto 1),
      S(3) => sub_i_fu_180_p2_carry_i_1_n_0,
      S(2) => sub_i_fu_180_p2_carry_i_2_n_0,
      S(1) => sub_i_fu_180_p2_carry_i_3_n_0,
      S(0) => sub_i_fu_180_p2_carry_i_4_n_0
    );
\sub_i_fu_180_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_i_fu_180_p2_carry_n_0,
      CO(3) => \sub_i_fu_180_p2_carry__0_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__0_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__0_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(8 downto 5),
      O(3 downto 0) => sub_i_fu_180_p2(8 downto 5),
      S(3) => \sub_i_fu_180_p2_carry__0_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__0_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__0_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__0_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(8),
      O => \sub_i_fu_180_p2_carry__0_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(7),
      O => \sub_i_fu_180_p2_carry__0_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(6),
      O => \sub_i_fu_180_p2_carry__0_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(5),
      O => \sub_i_fu_180_p2_carry__0_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__0_n_0\,
      CO(3) => \sub_i_fu_180_p2_carry__1_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__1_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__1_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(12 downto 9),
      O(3 downto 0) => sub_i_fu_180_p2(12 downto 9),
      S(3) => \sub_i_fu_180_p2_carry__1_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__1_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__1_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__1_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(12),
      O => \sub_i_fu_180_p2_carry__1_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(11),
      O => \sub_i_fu_180_p2_carry__1_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(10),
      O => \sub_i_fu_180_p2_carry__1_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(9),
      O => \sub_i_fu_180_p2_carry__1_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__1_n_0\,
      CO(3) => \sub_i_fu_180_p2_carry__2_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__2_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__2_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(16 downto 13),
      O(3 downto 0) => sub_i_fu_180_p2(16 downto 13),
      S(3) => \sub_i_fu_180_p2_carry__2_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__2_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__2_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__2_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(16),
      O => \sub_i_fu_180_p2_carry__2_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(15),
      O => \sub_i_fu_180_p2_carry__2_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(14),
      O => \sub_i_fu_180_p2_carry__2_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(13),
      O => \sub_i_fu_180_p2_carry__2_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__2_n_0\,
      CO(3) => \sub_i_fu_180_p2_carry__3_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__3_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__3_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(20 downto 17),
      O(3 downto 0) => sub_i_fu_180_p2(20 downto 17),
      S(3) => \sub_i_fu_180_p2_carry__3_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__3_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__3_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__3_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(20),
      O => \sub_i_fu_180_p2_carry__3_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(19),
      O => \sub_i_fu_180_p2_carry__3_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(18),
      O => \sub_i_fu_180_p2_carry__3_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(17),
      O => \sub_i_fu_180_p2_carry__3_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__3_n_0\,
      CO(3) => \sub_i_fu_180_p2_carry__4_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__4_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__4_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(24 downto 21),
      O(3 downto 0) => sub_i_fu_180_p2(24 downto 21),
      S(3) => \sub_i_fu_180_p2_carry__4_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__4_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__4_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__4_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(24),
      O => \sub_i_fu_180_p2_carry__4_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(23),
      O => \sub_i_fu_180_p2_carry__4_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(22),
      O => \sub_i_fu_180_p2_carry__4_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(21),
      O => \sub_i_fu_180_p2_carry__4_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__4_n_0\,
      CO(3) => \sub_i_fu_180_p2_carry__5_n_0\,
      CO(2) => \sub_i_fu_180_p2_carry__5_n_1\,
      CO(1) => \sub_i_fu_180_p2_carry__5_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_371(28 downto 25),
      O(3 downto 0) => sub_i_fu_180_p2(28 downto 25),
      S(3) => \sub_i_fu_180_p2_carry__5_i_1_n_0\,
      S(2) => \sub_i_fu_180_p2_carry__5_i_2_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__5_i_3_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__5_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(28),
      O => \sub_i_fu_180_p2_carry__5_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(27),
      O => \sub_i_fu_180_p2_carry__5_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(26),
      O => \sub_i_fu_180_p2_carry__5_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(25),
      O => \sub_i_fu_180_p2_carry__5_i_4_n_0\
    );
\sub_i_fu_180_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_fu_180_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_sub_i_fu_180_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_fu_180_p2_carry__6_n_2\,
      CO(0) => \sub_i_fu_180_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_bound_per_npc_read_reg_371(30 downto 29),
      O(3) => \NLW_sub_i_fu_180_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_180_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_fu_180_p2_carry__6_i_1_n_0\,
      S(1) => \sub_i_fu_180_p2_carry__6_i_2_n_0\,
      S(0) => \sub_i_fu_180_p2_carry__6_i_3_n_0\
    );
\sub_i_fu_180_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(31),
      O => \sub_i_fu_180_p2_carry__6_i_1_n_0\
    );
\sub_i_fu_180_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(30),
      O => \sub_i_fu_180_p2_carry__6_i_2_n_0\
    );
\sub_i_fu_180_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(29),
      O => \sub_i_fu_180_p2_carry__6_i_3_n_0\
    );
sub_i_fu_180_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(4),
      O => sub_i_fu_180_p2_carry_i_1_n_0
    );
sub_i_fu_180_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(3),
      O => sub_i_fu_180_p2_carry_i_2_n_0
    );
sub_i_fu_180_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(2),
      O => sub_i_fu_180_p2_carry_i_3_n_0
    );
sub_i_fu_180_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(1),
      O => sub_i_fu_180_p2_carry_i_4_n_0
    );
\sub_i_reg_393[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_371(0),
      O => sub_i_fu_180_p2(0)
    );
\sub_i_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(0),
      Q => sub_i_reg_393(0),
      R => '0'
    );
\sub_i_reg_393_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(10),
      Q => sub_i_reg_393(10),
      R => '0'
    );
\sub_i_reg_393_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(11),
      Q => sub_i_reg_393(11),
      R => '0'
    );
\sub_i_reg_393_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(12),
      Q => sub_i_reg_393(12),
      R => '0'
    );
\sub_i_reg_393_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(13),
      Q => sub_i_reg_393(13),
      R => '0'
    );
\sub_i_reg_393_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(14),
      Q => sub_i_reg_393(14),
      R => '0'
    );
\sub_i_reg_393_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(15),
      Q => sub_i_reg_393(15),
      R => '0'
    );
\sub_i_reg_393_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(16),
      Q => sub_i_reg_393(16),
      R => '0'
    );
\sub_i_reg_393_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(17),
      Q => sub_i_reg_393(17),
      R => '0'
    );
\sub_i_reg_393_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(18),
      Q => sub_i_reg_393(18),
      R => '0'
    );
\sub_i_reg_393_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(19),
      Q => sub_i_reg_393(19),
      R => '0'
    );
\sub_i_reg_393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(1),
      Q => sub_i_reg_393(1),
      R => '0'
    );
\sub_i_reg_393_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(20),
      Q => sub_i_reg_393(20),
      R => '0'
    );
\sub_i_reg_393_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(21),
      Q => sub_i_reg_393(21),
      R => '0'
    );
\sub_i_reg_393_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(22),
      Q => sub_i_reg_393(22),
      R => '0'
    );
\sub_i_reg_393_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(23),
      Q => sub_i_reg_393(23),
      R => '0'
    );
\sub_i_reg_393_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(24),
      Q => sub_i_reg_393(24),
      R => '0'
    );
\sub_i_reg_393_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(25),
      Q => sub_i_reg_393(25),
      R => '0'
    );
\sub_i_reg_393_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(26),
      Q => sub_i_reg_393(26),
      R => '0'
    );
\sub_i_reg_393_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(27),
      Q => sub_i_reg_393(27),
      R => '0'
    );
\sub_i_reg_393_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(28),
      Q => sub_i_reg_393(28),
      R => '0'
    );
\sub_i_reg_393_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(29),
      Q => sub_i_reg_393(29),
      R => '0'
    );
\sub_i_reg_393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(2),
      Q => sub_i_reg_393(2),
      R => '0'
    );
\sub_i_reg_393_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(30),
      Q => sub_i_reg_393(30),
      R => '0'
    );
\sub_i_reg_393_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(31),
      Q => sub_i_reg_393(31),
      R => '0'
    );
\sub_i_reg_393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(3),
      Q => sub_i_reg_393(3),
      R => '0'
    );
\sub_i_reg_393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(4),
      Q => sub_i_reg_393(4),
      R => '0'
    );
\sub_i_reg_393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(5),
      Q => sub_i_reg_393(5),
      R => '0'
    );
\sub_i_reg_393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(6),
      Q => sub_i_reg_393(6),
      R => '0'
    );
\sub_i_reg_393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(7),
      Q => sub_i_reg_393(7),
      R => '0'
    );
\sub_i_reg_393_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(8),
      Q => sub_i_reg_393(8),
      R => '0'
    );
\sub_i_reg_393_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_fu_180_p2(9),
      Q => sub_i_reg_393(9),
      R => '0'
    );
\sub_ln546_reg_443[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[0]\,
      O => zext_ln1347_fu_258_p1(0)
    );
\sub_ln546_reg_443[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[1]\,
      O => \zext_ln1347_fu_258_p1__0\(1)
    );
\sub_ln546_reg_443[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(2),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[2]\,
      O => \zext_ln1347_fu_258_p1__0\(2)
    );
\sub_ln546_reg_443[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[3]\,
      O => \sub_ln546_reg_443[3]_i_1_n_0\
    );
\sub_ln546_reg_443[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => filled_V_1_reg_448_reg(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \filled_V_reg_138_reg_n_0_[4]\,
      O => \sub_ln546_reg_443[4]_i_1_n_0\
    );
\sub_ln546_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => zext_ln1347_fu_258_p1(0),
      Q => sub_ln546_reg_443(0),
      R => '0'
    );
\sub_ln546_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => \zext_ln1347_fu_258_p1__0\(1),
      Q => sub_ln546_reg_443(1),
      R => '0'
    );
\sub_ln546_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => \zext_ln1347_fu_258_p1__0\(2),
      Q => sub_ln546_reg_443(2),
      R => '0'
    );
\sub_ln546_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => \sub_ln546_reg_443[3]_i_1_n_0\,
      Q => sub_ln546_reg_443(3),
      R => '0'
    );
\sub_ln546_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_reg_4370,
      D => \sub_ln546_reg_443[4]_i_1_n_0\,
      Q => sub_ln546_reg_443(4),
      R => '0'
    );
\tmp_V_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(0),
      Q => tmp_V_reg_428(0),
      R => '0'
    );
\tmp_V_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(1),
      Q => tmp_V_reg_428(1),
      R => '0'
    );
\tmp_V_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(2),
      Q => tmp_V_reg_428(2),
      R => '0'
    );
\tmp_V_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(3),
      Q => tmp_V_reg_428(3),
      R => '0'
    );
\tmp_V_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(4),
      Q => tmp_V_reg_428(4),
      R => '0'
    );
\tmp_V_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(5),
      Q => tmp_V_reg_428(5),
      R => '0'
    );
\tmp_V_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(6),
      Q => tmp_V_reg_428(6),
      R => '0'
    );
\tmp_V_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln878_reg_433[0]_i_1_n_0\,
      D => \tmp_V_reg_428_reg[7]_0\(7),
      Q => tmp_V_reg_428(7),
      R => '0'
    );
\xf_bits_per_clock_reg_422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAACFAAAA"
    )
        port map (
      I0 => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      I1 => last_blk_width_read_reg_388(3),
      I2 => \bLast_fu_230_p2_carry__1_n_1\,
      I3 => \ap_CS_fsm[9]_i_3__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln1324_reg_413,
      O => \xf_bits_per_clock_reg_422[3]_i_1_n_0\
    );
\xf_bits_per_clock_reg_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \xf_bits_per_clock_reg_422[3]_i_1_n_0\,
      Q => \xf_bits_per_clock_reg_422_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_addrbound is
  port (
    ap_done_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    addrbound_U0_ap_start : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    addrbound_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_addrbound;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_addrbound is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG[0][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_0 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_1 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_10 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_2 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_3 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_4 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_5 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_6 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_7 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_8 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U91_n_9 : STD_LOGIC;
  signal \return_r_preg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \return_r_preg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[0]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[1]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[2]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[3]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[4]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[5]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[6]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[7]\ : STD_LOGIC;
  signal \return_r_preg_reg_n_0_[8]\ : STD_LOGIC;
  signal shl_ln_fu_55_p3 : STD_LOGIC_VECTOR ( 13 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__7\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_2__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__7\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__7\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__4\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_2__2\ : label is "soft_lutpair441";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \return_r_preg[0]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \return_r_preg[1]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \return_r_preg[2]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \return_r_preg[4]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \return_r_preg[5]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \return_r_preg[6]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \return_r_preg[7]_i_1__0\ : label is "soft_lutpair434";
begin
  Q(0) <= \^q\(0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
\SRL_SIG[0][0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => shl_ln_fu_55_p3(5),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      I3 => \^q\(0),
      I4 => \return_r_preg_reg_n_0_[0]\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAFFFF56AA0000"
    )
        port map (
      I0 => shl_ln_fu_55_p3(6),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      I3 => shl_ln_fu_55_p3(5),
      I4 => \^q\(0),
      I5 => \return_r_preg_reg_n_0_[1]\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => shl_ln_fu_55_p3(7),
      I1 => \SRL_SIG[0][2]_i_2__0_n_0\,
      I2 => \^q\(0),
      I3 => \return_r_preg_reg_n_0_[2]\,
      O => D(2)
    );
\SRL_SIG[0][2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => shl_ln_fu_55_p3(5),
      I1 => shl_ln_fu_55_p3(4),
      I2 => shl_ln_fu_55_p3(3),
      I3 => shl_ln_fu_55_p3(6),
      O => \SRL_SIG[0][2]_i_2__0_n_0\
    );
\SRL_SIG[0][3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \SRL_SIG[0][3]_i_2__0_n_0\,
      I1 => shl_ln_fu_55_p3(8),
      I2 => \^q\(0),
      I3 => \return_r_preg_reg_n_0_[3]\,
      O => D(3)
    );
\SRL_SIG[0][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => shl_ln_fu_55_p3(6),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      I3 => shl_ln_fu_55_p3(5),
      I4 => shl_ln_fu_55_p3(7),
      O => \SRL_SIG[0][3]_i_2__0_n_0\
    );
\SRL_SIG[0][4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => shl_ln_fu_55_p3(9),
      I1 => \return_r_preg[8]_i_2__0_n_0\,
      I2 => \^q\(0),
      I3 => \return_r_preg_reg_n_0_[4]\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => shl_ln_fu_55_p3(10),
      I1 => \return_r_preg[8]_i_2__0_n_0\,
      I2 => shl_ln_fu_55_p3(9),
      I3 => \^q\(0),
      I4 => \return_r_preg_reg_n_0_[5]\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => shl_ln_fu_55_p3(11),
      I1 => shl_ln_fu_55_p3(9),
      I2 => \return_r_preg[8]_i_2__0_n_0\,
      I3 => shl_ln_fu_55_p3(10),
      I4 => \^q\(0),
      I5 => \return_r_preg_reg_n_0_[6]\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \return_r_preg[7]_i_1__0_n_0\,
      I1 => \^q\(0),
      I2 => \return_r_preg_reg_n_0_[7]\,
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => addrbound_U0_ap_continue,
      I1 => \^q\(0),
      I2 => \^ap_done_reg\,
      O => shiftReg_ce
    );
\SRL_SIG[0][8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \return_r_preg[8]_i_1__0_n_0\,
      I1 => \^q\(0),
      I2 => \return_r_preg_reg_n_0_[8]\,
      O => D(8)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAAFFFFAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_done_reg\,
      I2 => rows_c_empty_n,
      I3 => cols_c_empty_n,
      I4 => ap_CS_fsm_state1,
      I5 => addrbound_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => \ap_CS_fsm_reg_n_0_[1]\,
      I2 => ap_CS_fsm_state5,
      I3 => \^q\(0),
      I4 => \ap_CS_fsm_reg_n_0_[2]\,
      I5 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => rows_c_empty_n,
      I2 => cols_c_empty_n,
      I3 => ap_CS_fsm_state1,
      I4 => addrbound_U0_ap_start,
      O => \^ap_done_reg_reg_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => addrbound_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^q\(0),
      I3 => \^ap_done_reg\,
      O => \ap_done_reg_i_1__3_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__3_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => addrbound_U0_ap_start,
      I2 => ap_CS_fsm_state1,
      I3 => cols_c_empty_n,
      I4 => rows_c_empty_n,
      I5 => \^ap_done_reg\,
      O => E(0)
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => addrbound_U0_ap_start,
      I1 => ap_CS_fsm_state1,
      I2 => cols_c_empty_n,
      I3 => rows_c_empty_n,
      I4 => \^ap_done_reg\,
      I5 => shiftReg_ce_0,
      O => internal_empty_n_reg
    );
\mul_ln997_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_10,
      Q => shl_ln_fu_55_p3(3),
      R => '0'
    );
\mul_ln997_reg_93_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_0,
      Q => shl_ln_fu_55_p3(13),
      R => '0'
    );
\mul_ln997_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_9,
      Q => shl_ln_fu_55_p3(4),
      R => '0'
    );
\mul_ln997_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_8,
      Q => shl_ln_fu_55_p3(5),
      R => '0'
    );
\mul_ln997_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_7,
      Q => shl_ln_fu_55_p3(6),
      R => '0'
    );
\mul_ln997_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_6,
      Q => shl_ln_fu_55_p3(7),
      R => '0'
    );
\mul_ln997_reg_93_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_5,
      Q => shl_ln_fu_55_p3(8),
      R => '0'
    );
\mul_ln997_reg_93_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_4,
      Q => shl_ln_fu_55_p3(9),
      R => '0'
    );
\mul_ln997_reg_93_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_3,
      Q => shl_ln_fu_55_p3(10),
      R => '0'
    );
\mul_ln997_reg_93_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_2,
      Q => shl_ln_fu_55_p3(11),
      R => '0'
    );
\mul_ln997_reg_93_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U91_n_1,
      Q => shl_ln_fu_55_p3(12),
      R => '0'
    );
mul_mul_11s_11s_11_4_1_U91: entity work.base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1
     port map (
      A(10 downto 0) => A(10 downto 0),
      B(10 downto 0) => B(10 downto 0),
      D(10) => mul_mul_11s_11s_11_4_1_U91_n_0,
      D(9) => mul_mul_11s_11s_11_4_1_U91_n_1,
      D(8) => mul_mul_11s_11s_11_4_1_U91_n_2,
      D(7) => mul_mul_11s_11s_11_4_1_U91_n_3,
      D(6) => mul_mul_11s_11s_11_4_1_U91_n_4,
      D(5) => mul_mul_11s_11s_11_4_1_U91_n_5,
      D(4) => mul_mul_11s_11s_11_4_1_U91_n_6,
      D(3) => mul_mul_11s_11s_11_4_1_U91_n_7,
      D(2) => mul_mul_11s_11s_11_4_1_U91_n_8,
      D(1) => mul_mul_11s_11s_11_4_1_U91_n_9,
      D(0) => mul_mul_11s_11s_11_4_1_U91_n_10,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk
    );
\return_r_preg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => shl_ln_fu_55_p3(5),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      O => \return_r_preg[0]_i_1__0_n_0\
    );
\return_r_preg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => shl_ln_fu_55_p3(6),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      I3 => shl_ln_fu_55_p3(5),
      O => \return_r_preg[1]_i_1__0_n_0\
    );
\return_r_preg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => shl_ln_fu_55_p3(7),
      I1 => shl_ln_fu_55_p3(5),
      I2 => shl_ln_fu_55_p3(4),
      I3 => shl_ln_fu_55_p3(3),
      I4 => shl_ln_fu_55_p3(6),
      O => \return_r_preg[2]_i_1__0_n_0\
    );
\return_r_preg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => shl_ln_fu_55_p3(6),
      I1 => shl_ln_fu_55_p3(3),
      I2 => shl_ln_fu_55_p3(4),
      I3 => shl_ln_fu_55_p3(5),
      I4 => shl_ln_fu_55_p3(7),
      I5 => shl_ln_fu_55_p3(8),
      O => \return_r_preg[3]_i_1__0_n_0\
    );
\return_r_preg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_55_p3(9),
      I1 => \return_r_preg[8]_i_2__0_n_0\,
      O => \return_r_preg[4]_i_1__0_n_0\
    );
\return_r_preg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => shl_ln_fu_55_p3(10),
      I1 => \return_r_preg[8]_i_2__0_n_0\,
      I2 => shl_ln_fu_55_p3(9),
      O => \return_r_preg[5]_i_1__0_n_0\
    );
\return_r_preg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shl_ln_fu_55_p3(11),
      I1 => shl_ln_fu_55_p3(9),
      I2 => \return_r_preg[8]_i_2__0_n_0\,
      I3 => shl_ln_fu_55_p3(10),
      O => \return_r_preg[6]_i_1__0_n_0\
    );
\return_r_preg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => shl_ln_fu_55_p3(12),
      I1 => shl_ln_fu_55_p3(10),
      I2 => \return_r_preg[8]_i_2__0_n_0\,
      I3 => shl_ln_fu_55_p3(9),
      I4 => shl_ln_fu_55_p3(11),
      O => \return_r_preg[7]_i_1__0_n_0\
    );
\return_r_preg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => shl_ln_fu_55_p3(13),
      I1 => shl_ln_fu_55_p3(11),
      I2 => shl_ln_fu_55_p3(9),
      I3 => \return_r_preg[8]_i_2__0_n_0\,
      I4 => shl_ln_fu_55_p3(10),
      I5 => shl_ln_fu_55_p3(12),
      O => \return_r_preg[8]_i_1__0_n_0\
    );
\return_r_preg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => shl_ln_fu_55_p3(8),
      I1 => shl_ln_fu_55_p3(7),
      I2 => shl_ln_fu_55_p3(5),
      I3 => shl_ln_fu_55_p3(4),
      I4 => shl_ln_fu_55_p3(3),
      I5 => shl_ln_fu_55_p3(6),
      O => \return_r_preg[8]_i_2__0_n_0\
    );
\return_r_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[0]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[1]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[2]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[3]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[4]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[5]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[6]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[7]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\return_r_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \return_r_preg[8]_i_1__0_n_0\,
      Q => \return_r_preg_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_addrbound4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrbound4_U0_ap_start : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    addrbound4_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end base_threshold_accel_0_0_threshold_accel_addrbound4;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_addrbound4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_0 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_1 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_10 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_2 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_3 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_4 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_5 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_6 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_7 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_8 : STD_LOGIC;
  signal mul_mul_11s_11s_11_4_1_U28_n_9 : STD_LOGIC;
  signal return_r_preg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \return_r_preg[0]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[1]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[2]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[3]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[4]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[5]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[6]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[7]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[8]_i_1_n_0\ : STD_LOGIC;
  signal \return_r_preg[8]_i_2_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal shl_ln_fu_85_p3 : STD_LOGIC_VECTOR ( 13 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair102";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \return_r_preg[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \return_r_preg[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \return_r_preg[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \return_r_preg[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \return_r_preg[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \return_r_preg[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \return_r_preg[7]_i_1\ : label is "soft_lutpair95";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => shl_ln_fu_85_p3(5),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      I3 => \^q\(1),
      I4 => return_r_preg(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAFFFF56AA0000"
    )
        port map (
      I0 => shl_ln_fu_85_p3(6),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      I3 => shl_ln_fu_85_p3(5),
      I4 => \^q\(1),
      I5 => return_r_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => shl_ln_fu_85_p3(7),
      I1 => \SRL_SIG[0][2]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => return_r_preg(2),
      O => D(2)
    );
\SRL_SIG[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => shl_ln_fu_85_p3(5),
      I1 => shl_ln_fu_85_p3(4),
      I2 => shl_ln_fu_85_p3(3),
      I3 => shl_ln_fu_85_p3(6),
      O => \SRL_SIG[0][2]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \SRL_SIG[0][3]_i_2_n_0\,
      I1 => shl_ln_fu_85_p3(8),
      I2 => \^q\(1),
      I3 => return_r_preg(3),
      O => D(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => shl_ln_fu_85_p3(6),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      I3 => shl_ln_fu_85_p3(5),
      I4 => shl_ln_fu_85_p3(7),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => shl_ln_fu_85_p3(9),
      I1 => \return_r_preg[8]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => return_r_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => shl_ln_fu_85_p3(10),
      I1 => \return_r_preg[8]_i_2_n_0\,
      I2 => shl_ln_fu_85_p3(9),
      I3 => \^q\(1),
      I4 => return_r_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => shl_ln_fu_85_p3(11),
      I1 => shl_ln_fu_85_p3(9),
      I2 => \return_r_preg[8]_i_2_n_0\,
      I3 => shl_ln_fu_85_p3(10),
      I4 => \^q\(1),
      I5 => return_r_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \return_r_preg[7]_i_1_n_0\,
      I1 => \^q\(1),
      I2 => return_r_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => addrbound4_U0_ap_continue,
      I1 => \^q\(1),
      I2 => \^ap_done_reg\,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \return_r_preg[8]_i_1_n_0\,
      I1 => \^q\(1),
      I2 => return_r_preg(8),
      O => D(8)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => addrbound4_U0_ap_start,
      I2 => rows_c_empty_n,
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^shiftreg_ce\,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => \ap_CS_fsm_reg_n_0_[1]\,
      I2 => ap_CS_fsm_state5,
      I3 => \^q\(1),
      I4 => \ap_CS_fsm_reg_n_0_[2]\,
      I5 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => addrbound4_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^q\(1),
      I3 => \^ap_done_reg\,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\mul_ln997_reg_123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_10,
      Q => shl_ln_fu_85_p3(3),
      R => '0'
    );
\mul_ln997_reg_123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_0,
      Q => shl_ln_fu_85_p3(13),
      R => '0'
    );
\mul_ln997_reg_123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_9,
      Q => shl_ln_fu_85_p3(4),
      R => '0'
    );
\mul_ln997_reg_123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_8,
      Q => shl_ln_fu_85_p3(5),
      R => '0'
    );
\mul_ln997_reg_123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_7,
      Q => shl_ln_fu_85_p3(6),
      R => '0'
    );
\mul_ln997_reg_123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_6,
      Q => shl_ln_fu_85_p3(7),
      R => '0'
    );
\mul_ln997_reg_123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_5,
      Q => shl_ln_fu_85_p3(8),
      R => '0'
    );
\mul_ln997_reg_123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_4,
      Q => shl_ln_fu_85_p3(9),
      R => '0'
    );
\mul_ln997_reg_123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_3,
      Q => shl_ln_fu_85_p3(10),
      R => '0'
    );
\mul_ln997_reg_123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_2,
      Q => shl_ln_fu_85_p3(11),
      R => '0'
    );
\mul_ln997_reg_123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_11s_11s_11_4_1_U28_n_1,
      Q => shl_ln_fu_85_p3(12),
      R => '0'
    );
mul_mul_11s_11s_11_4_1_U28: entity work.base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34
     port map (
      D(10) => mul_mul_11s_11s_11_4_1_U28_n_0,
      D(9) => mul_mul_11s_11s_11_4_1_U28_n_1,
      D(8) => mul_mul_11s_11s_11_4_1_U28_n_2,
      D(7) => mul_mul_11s_11s_11_4_1_U28_n_3,
      D(6) => mul_mul_11s_11s_11_4_1_U28_n_4,
      D(5) => mul_mul_11s_11s_11_4_1_U28_n_5,
      D(4) => mul_mul_11s_11s_11_4_1_U28_n_6,
      D(3) => mul_mul_11s_11s_11_4_1_U28_n_7,
      D(2) => mul_mul_11s_11s_11_4_1_U28_n_8,
      D(1) => mul_mul_11s_11s_11_4_1_U28_n_9,
      D(0) => mul_mul_11s_11s_11_4_1_U28_n_10,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      \in\(10 downto 0) => \in\(10 downto 0),
      p_reg_reg(10 downto 0) => p_reg_reg(10 downto 0)
    );
\return_r_preg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => shl_ln_fu_85_p3(5),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      O => \return_r_preg[0]_i_1_n_0\
    );
\return_r_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => shl_ln_fu_85_p3(6),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      I3 => shl_ln_fu_85_p3(5),
      O => \return_r_preg[1]_i_1_n_0\
    );
\return_r_preg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => shl_ln_fu_85_p3(7),
      I1 => shl_ln_fu_85_p3(5),
      I2 => shl_ln_fu_85_p3(4),
      I3 => shl_ln_fu_85_p3(3),
      I4 => shl_ln_fu_85_p3(6),
      O => \return_r_preg[2]_i_1_n_0\
    );
\return_r_preg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => shl_ln_fu_85_p3(6),
      I1 => shl_ln_fu_85_p3(3),
      I2 => shl_ln_fu_85_p3(4),
      I3 => shl_ln_fu_85_p3(5),
      I4 => shl_ln_fu_85_p3(7),
      I5 => shl_ln_fu_85_p3(8),
      O => \return_r_preg[3]_i_1_n_0\
    );
\return_r_preg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_85_p3(9),
      I1 => \return_r_preg[8]_i_2_n_0\,
      O => \return_r_preg[4]_i_1_n_0\
    );
\return_r_preg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => shl_ln_fu_85_p3(10),
      I1 => \return_r_preg[8]_i_2_n_0\,
      I2 => shl_ln_fu_85_p3(9),
      O => \return_r_preg[5]_i_1_n_0\
    );
\return_r_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shl_ln_fu_85_p3(11),
      I1 => shl_ln_fu_85_p3(9),
      I2 => \return_r_preg[8]_i_2_n_0\,
      I3 => shl_ln_fu_85_p3(10),
      O => \return_r_preg[6]_i_1_n_0\
    );
\return_r_preg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => shl_ln_fu_85_p3(12),
      I1 => shl_ln_fu_85_p3(10),
      I2 => \return_r_preg[8]_i_2_n_0\,
      I3 => shl_ln_fu_85_p3(9),
      I4 => shl_ln_fu_85_p3(11),
      O => \return_r_preg[7]_i_1_n_0\
    );
\return_r_preg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => shl_ln_fu_85_p3(13),
      I1 => shl_ln_fu_85_p3(11),
      I2 => shl_ln_fu_85_p3(9),
      I3 => \return_r_preg[8]_i_2_n_0\,
      I4 => shl_ln_fu_85_p3(10),
      I5 => shl_ln_fu_85_p3(12),
      O => \return_r_preg[8]_i_1_n_0\
    );
\return_r_preg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => shl_ln_fu_85_p3(8),
      I1 => shl_ln_fu_85_p3(7),
      I2 => shl_ln_fu_85_p3(5),
      I3 => shl_ln_fu_85_p3(4),
      I4 => shl_ln_fu_85_p3(3),
      I5 => shl_ln_fu_85_p3(6),
      O => \return_r_preg[8]_i_2_n_0\
    );
\return_r_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[0]_i_1_n_0\,
      Q => return_r_preg(0),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[1]_i_1_n_0\,
      Q => return_r_preg(1),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[2]_i_1_n_0\,
      Q => return_r_preg(2),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[3]_i_1_n_0\,
      Q => return_r_preg(3),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[4]_i_1_n_0\,
      Q => return_r_preg(4),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[5]_i_1_n_0\,
      Q => return_r_preg(5),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[6]_i_1_n_0\,
      Q => return_r_preg(6),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[7]_i_1_n_0\,
      Q => return_r_preg(7),
      R => ap_rst_n_inv
    );
\return_r_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \return_r_preg[8]_i_1_n_0\,
      Q => return_r_preg(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem1_m_axi is
  port (
    full_n_reg : out STD_LOGIC;
    gmem1_ARREADY : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : in STD_LOGIC;
    \data_p2_reg[72]_0\ : in STD_LOGIC_VECTOR ( 70 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem1_m_axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem1_m_axi is
begin
bus_read: entity work.base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read
     port map (
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[31]\(31 downto 0) => \data_p1_reg[31]\(31 downto 0),
      \data_p1_reg[72]\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p2_reg[72]\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      \data_p2_reg[72]_0\(70 downto 0) => \data_p2_reg[72]_0\(70 downto 0),
      full_n_reg => full_n_reg,
      m_axi_gmem1_ARADDR(61 downto 0) => m_axi_gmem1_ARADDR(61 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      s_ready_t_reg => gmem1_ARREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_gmem2_m_axi is
  port (
    gmem2_WREADY : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    gmem2_AWREADY : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    m_axi_gmem2_WLAST : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    \pout_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_gmem2_m_axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_gmem2_m_axi is
  signal A : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AWVALID_Dummy : STD_LOGIC;
  signal WVALID_Dummy : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_write_n_78 : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttle_n_2 : STD_LOGIC;
  signal wreq_throttle_n_3 : STD_LOGIC;
  signal wreq_throttle_n_4 : STD_LOGIC;
  signal wreq_throttle_n_6 : STD_LOGIC;
  signal wreq_throttle_n_7 : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0);
bus_read: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n_reg => full_n_reg_0,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID
    );
bus_write: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write
     port map (
      A(0) => A(0),
      AWVALID_Dummy => AWVALID_Dummy,
      D(70 downto 0) => D(70 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      Q(31 downto 0) => Q(31 downto 0),
      S(0) => bus_write_n_78,
      SR(0) => \^ap_rst_n_inv\,
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.WLAST_Dummy_reg_0\ => wreq_throttle_n_6,
      \bus_equal_gen.len_cnt_reg[0]_0\ => wreq_throttle_n_7,
      \bus_equal_gen.len_cnt_reg[0]_1\ => wreq_throttle_n_4,
      \could_multi_bursts.awaddr_buf_reg[2]_0\ => wreq_throttle_n_3,
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[72]\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p2_reg[72]\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      data_vld_reg => data_vld_reg,
      data_vld_reg_0 => data_vld_reg_0,
      empty_n_reg => empty_n_reg,
      full_n_reg => full_n_reg,
      full_n_reg_0 => full_n_reg_1,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      m_axi_gmem2_AWADDR(61 downto 0) => m_axi_gmem2_AWADDR(61 downto 0),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_AWVALID_0 => wreq_throttle_n_2,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      \pout_reg[2]\ => \pout_reg[2]\,
      push => push,
      s_ready_t_reg => gmem2_AWREADY,
      \throttl_cnt_reg[4]\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
wreq_throttle: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      S(0) => bus_write_n_78,
      SR(0) => \^ap_rst_n_inv\,
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      \bus_equal_gen.WVALID_Dummy_reg\ => wreq_throttle_n_6,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWREADY_0 => wreq_throttle_n_3,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WREADY_0 => wreq_throttle_n_2,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      \throttl_cnt_reg[0]_0\ => wreq_throttle_n_7,
      \throttl_cnt_reg[3]_0\ => wreq_throttle_n_4,
      \throttl_cnt_reg[4]_0\(0) => A(0),
      \throttl_cnt_reg[4]_1\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Axi2Mat is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_ap_ready : out STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \localbuffer2_V_reg_1026_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem1_ARREADY : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC;
    \data_p1_reg[72]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    grp_Axi2Mat_fu_82_ap_start_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_data_full_n : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \gmem1_addr_read_reg_180_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Axi2Mat;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Axi2Mat is
  signal Axi2AxiStream_U0_ap_ready : STD_LOGIC;
  signal Axi2AxiStream_U0_n_11 : STD_LOGIC;
  signal Axi2AxiStream_U0_n_2 : STD_LOGIC;
  signal Axi2AxiStream_U0_n_7 : STD_LOGIC;
  signal Axi2AxiStream_U0_n_9 : STD_LOGIC;
  signal Axi2Mat_Block_split37_proc_U0_ap_start : STD_LOGIC;
  signal Axi2Mat_entry7_U0_ap_start : STD_LOGIC;
  signal Axi2Mat_entry7_U0_n_0 : STD_LOGIC;
  signal Axi2Mat_entry7_U0_n_1 : STD_LOGIC;
  signal AxiStream2MatStream_U0_ap_ready : STD_LOGIC;
  signal AxiStream2MatStream_U0_ap_start : STD_LOGIC;
  signal AxiStream2MatStream_U0_last_blk_width_read : STD_LOGIC;
  signal AxiStream2MatStream_U0_n_1 : STD_LOGIC;
  signal AxiStream2MatStream_U0_n_2 : STD_LOGIC;
  signal AxiStream2MatStream_U0_n_5 : STD_LOGIC;
  signal AxiStream2MatStream_U0_n_9 : STD_LOGIC;
  signal \^srl_sig_reg[0][8]\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal addrbound4_U0_ap_continue : STD_LOGIC;
  signal addrbound4_U0_ap_ready : STD_LOGIC;
  signal addrbound4_U0_ap_start : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_3 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_sync_last_blk_pxl_width3_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Axi2AxiStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Axi2Mat_entry3_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal axibound_V_U_n_10 : STD_LOGIC;
  signal axibound_V_U_n_20 : STD_LOGIC;
  signal axibound_V_U_n_21 : STD_LOGIC;
  signal axibound_V_empty_n : STD_LOGIC;
  signal cols_c16_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_c16_empty_n : STD_LOGIC;
  signal cols_c16_full_n : STD_LOGIC;
  signal cols_c3_U_n_1 : STD_LOGIC;
  signal cols_c3_U_n_10 : STD_LOGIC;
  signal cols_c3_U_n_11 : STD_LOGIC;
  signal cols_c3_U_n_12 : STD_LOGIC;
  signal cols_c3_U_n_13 : STD_LOGIC;
  signal cols_c3_U_n_14 : STD_LOGIC;
  signal cols_c3_U_n_15 : STD_LOGIC;
  signal cols_c3_U_n_16 : STD_LOGIC;
  signal cols_c3_U_n_17 : STD_LOGIC;
  signal cols_c3_U_n_18 : STD_LOGIC;
  signal cols_c3_U_n_19 : STD_LOGIC;
  signal cols_c3_U_n_2 : STD_LOGIC;
  signal cols_c3_U_n_20 : STD_LOGIC;
  signal cols_c3_U_n_21 : STD_LOGIC;
  signal cols_c3_U_n_22 : STD_LOGIC;
  signal cols_c3_U_n_23 : STD_LOGIC;
  signal cols_c3_U_n_24 : STD_LOGIC;
  signal cols_c3_U_n_25 : STD_LOGIC;
  signal cols_c3_U_n_26 : STD_LOGIC;
  signal cols_c3_U_n_27 : STD_LOGIC;
  signal cols_c3_U_n_28 : STD_LOGIC;
  signal cols_c3_U_n_29 : STD_LOGIC;
  signal cols_c3_U_n_3 : STD_LOGIC;
  signal cols_c3_U_n_30 : STD_LOGIC;
  signal cols_c3_U_n_31 : STD_LOGIC;
  signal cols_c3_U_n_32 : STD_LOGIC;
  signal cols_c3_U_n_33 : STD_LOGIC;
  signal cols_c3_U_n_34 : STD_LOGIC;
  signal cols_c3_U_n_35 : STD_LOGIC;
  signal cols_c3_U_n_4 : STD_LOGIC;
  signal cols_c3_U_n_5 : STD_LOGIC;
  signal cols_c3_U_n_6 : STD_LOGIC;
  signal cols_c3_U_n_7 : STD_LOGIC;
  signal cols_c3_U_n_8 : STD_LOGIC;
  signal cols_c3_U_n_9 : STD_LOGIC;
  signal cols_c3_full_n : STD_LOGIC;
  signal cols_c_U_n_1 : STD_LOGIC;
  signal cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_c_full_n : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal din_c1_dout : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal din_c1_empty_n : STD_LOGIC;
  signal din_c1_full_n : STD_LOGIC;
  signal din_c_dout : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal din_c_empty_n : STD_LOGIC;
  signal din_c_full_n : STD_LOGIC;
  signal gmem1_addr_read_reg_180 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_Axi2Mat_fu_82_ap_ready : STD_LOGIC;
  signal i_V_reg_98_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal internal_empty_n4_out : STD_LOGIC;
  signal last_blk_pxl_width3_U0_n_0 : STD_LOGIC;
  signal last_blk_pxl_width3_U0_n_1 : STD_LOGIC;
  signal last_blk_width_c_U_n_6 : STD_LOGIC;
  signal last_blk_width_c_dout : STD_LOGIC_VECTOR ( 3 to 3 );
  signal last_blk_width_c_empty_n : STD_LOGIC;
  signal last_blk_width_c_full_n : STD_LOGIC;
  signal ldata_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ldata_empty_n : STD_LOGIC;
  signal ldata_full_n : STD_LOGIC;
  signal p_channel_U_n_10 : STD_LOGIC;
  signal p_channel_U_n_11 : STD_LOGIC;
  signal p_channel_U_n_12 : STD_LOGIC;
  signal p_channel_U_n_13 : STD_LOGIC;
  signal p_channel_U_n_14 : STD_LOGIC;
  signal p_channel_U_n_15 : STD_LOGIC;
  signal p_channel_U_n_16 : STD_LOGIC;
  signal p_channel_U_n_17 : STD_LOGIC;
  signal p_channel_U_n_18 : STD_LOGIC;
  signal p_channel_U_n_19 : STD_LOGIC;
  signal p_channel_U_n_2 : STD_LOGIC;
  signal p_channel_U_n_20 : STD_LOGIC;
  signal p_channel_U_n_3 : STD_LOGIC;
  signal p_channel_U_n_4 : STD_LOGIC;
  signal p_channel_U_n_5 : STD_LOGIC;
  signal p_channel_U_n_6 : STD_LOGIC;
  signal p_channel_U_n_7 : STD_LOGIC;
  signal p_channel_U_n_8 : STD_LOGIC;
  signal p_channel_U_n_9 : STD_LOGIC;
  signal rows_c15_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_c15_empty_n : STD_LOGIC;
  signal rows_c15_full_n : STD_LOGIC;
  signal rows_c2_U_n_10 : STD_LOGIC;
  signal rows_c2_U_n_11 : STD_LOGIC;
  signal rows_c2_U_n_12 : STD_LOGIC;
  signal rows_c2_U_n_13 : STD_LOGIC;
  signal rows_c2_U_n_14 : STD_LOGIC;
  signal rows_c2_U_n_15 : STD_LOGIC;
  signal rows_c2_U_n_16 : STD_LOGIC;
  signal rows_c2_U_n_17 : STD_LOGIC;
  signal rows_c2_U_n_18 : STD_LOGIC;
  signal rows_c2_U_n_19 : STD_LOGIC;
  signal rows_c2_U_n_2 : STD_LOGIC;
  signal rows_c2_U_n_20 : STD_LOGIC;
  signal rows_c2_U_n_21 : STD_LOGIC;
  signal rows_c2_U_n_22 : STD_LOGIC;
  signal rows_c2_U_n_23 : STD_LOGIC;
  signal rows_c2_U_n_24 : STD_LOGIC;
  signal rows_c2_U_n_25 : STD_LOGIC;
  signal rows_c2_U_n_26 : STD_LOGIC;
  signal rows_c2_U_n_27 : STD_LOGIC;
  signal rows_c2_U_n_28 : STD_LOGIC;
  signal rows_c2_U_n_29 : STD_LOGIC;
  signal rows_c2_U_n_3 : STD_LOGIC;
  signal rows_c2_U_n_30 : STD_LOGIC;
  signal rows_c2_U_n_31 : STD_LOGIC;
  signal rows_c2_U_n_32 : STD_LOGIC;
  signal rows_c2_U_n_33 : STD_LOGIC;
  signal rows_c2_U_n_4 : STD_LOGIC;
  signal rows_c2_U_n_5 : STD_LOGIC;
  signal rows_c2_U_n_6 : STD_LOGIC;
  signal rows_c2_U_n_7 : STD_LOGIC;
  signal rows_c2_U_n_8 : STD_LOGIC;
  signal rows_c2_U_n_9 : STD_LOGIC;
  signal rows_c2_empty_n : STD_LOGIC;
  signal rows_c2_full_n : STD_LOGIC;
  signal rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_c_empty_n : STD_LOGIC;
  signal rows_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_U_n_1 : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_U_n_3 : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_U_n_4 : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_U_n_5 : STD_LOGIC;
  signal start_for_Axi2Mat_entry7_U0_U_n_6 : STD_LOGIC;
  signal start_for_AxiStream2MatStream_U0_U_n_4 : STD_LOGIC;
  signal start_for_AxiStream2MatStream_U0_U_n_6 : STD_LOGIC;
  signal start_for_AxiStream2MatStream_U0_full_n : STD_LOGIC;
  signal start_for_addrbound4_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
begin
  \SRL_SIG_reg[0][8]\(70 downto 0) <= \^srl_sig_reg[0][8]\(70 downto 0);
Axi2AxiStream_U0: entity work.base_threshold_accel_0_0_threshold_accel_Axi2AxiStream
     port map (
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => axibound_V_U_n_20,
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      \ap_CS_fsm_reg[9]_0\ => Axi2AxiStream_U0_n_7,
      \ap_CS_fsm_reg[9]_1\(0) => Axi2AxiStream_U0_ap_ready,
      \ap_CS_fsm_reg[9]_2\ => Axi2AxiStream_U0_n_9,
      \ap_CS_fsm_reg[9]_3\ => Axi2AxiStream_U0_n_11,
      \ap_CS_fsm_reg[9]_4\ => axibound_V_U_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Axi2AxiStream_U0_ap_ready => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg => Axi2AxiStream_U0_n_2,
      axibound_V_empty_n => axibound_V_empty_n,
      din_c_empty_n => din_c_empty_n,
      gmem1_ARREADY => gmem1_ARREADY,
      \gmem1_addr_read_reg_180_reg[31]_0\(31 downto 0) => gmem1_addr_read_reg_180(31 downto 0),
      \gmem1_addr_read_reg_180_reg[31]_1\(31 downto 0) => \gmem1_addr_read_reg_180_reg[31]\(31 downto 0),
      \gmem1_addr_reg_160_reg[61]_0\(61 downto 0) => \^srl_sig_reg[0][8]\(61 downto 0),
      grp_Axi2Mat_fu_82_ap_ready => grp_Axi2Mat_fu_82_ap_ready,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      \i_V_reg_98_reg[2]_0\(2 downto 0) => i_V_reg_98_reg(2 downto 0),
      icmp_ln1024_fu_145_p2_carry_0(5 downto 0) => \^srl_sig_reg[0][8]\(70 downto 65),
      ldata_full_n => ldata_full_n,
      \out\(61 downto 0) => din_c_dout(63 downto 2),
      shiftReg_ce => shiftReg_ce
    );
Axi2Mat_Block_split37_proc_U0: entity work.base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => axibound_V_U_n_21,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \ap_return_preg_reg[0]_0\ => p_channel_U_n_12,
      \ap_return_preg_reg[1]_0\ => p_channel_U_n_13,
      \ap_return_preg_reg[2]_0\ => p_channel_U_n_14,
      \ap_return_preg_reg[3]_0\ => p_channel_U_n_15,
      \ap_return_preg_reg[4]_0\ => p_channel_U_n_16,
      \ap_return_preg_reg[5]_0\ => p_channel_U_n_17,
      \ap_return_preg_reg[6]_0\ => p_channel_U_n_18,
      \ap_return_preg_reg[7]_0\ => p_channel_U_n_19,
      \ap_return_preg_reg[8]_0\ => p_channel_U_n_11,
      \ap_return_preg_reg[8]_1\ => p_channel_U_n_20,
      ap_rst_n_inv => ap_rst_n_inv
    );
Axi2Mat_entry3_U0: entity work.base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => cols_c3_U_n_34
    );
Axi2Mat_entry7_U0: entity work.base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7
     port map (
      Axi2Mat_entry7_U0_ap_start => Axi2Mat_entry7_U0_ap_start,
      E(0) => Axi2Mat_entry7_U0_n_1,
      \SRL_SIG_reg[1][0]\ => cols_c3_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_2,
      start_for_addrbound4_U0_full_n => start_for_addrbound4_U0_full_n,
      start_once_reg_reg_0 => Axi2Mat_entry7_U0_n_0,
      start_once_reg_reg_1 => cols_c3_U_n_35
    );
AxiStream2MatStream_U0: entity work.base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      AxiStream2MatStream_U0_ap_start => AxiStream2MatStream_U0_ap_start,
      AxiStream2MatStream_U0_last_blk_width_read => AxiStream2MatStream_U0_last_blk_width_read,
      D(31 downto 0) => ldata_dout(31 downto 0),
      E(0) => AxiStream2MatStream_U0_n_2,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[0]\(1),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[9]_0\(0) => AxiStream2MatStream_U0_ap_ready,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => AxiStream2MatStream_U0_n_9,
      ap_done_reg_reg_1 => ap_done_reg_reg,
      ap_done_reg_reg_2 => start_for_Axi2Mat_entry7_U0_U_n_1,
      ap_enable_reg_pp0_iter10_reg_0 => ap_enable_reg_pp0_iter10_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_done => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg => AxiStream2MatStream_U0_n_1,
      \cols_bound_per_npc_read_reg_739_reg[31]_0\(31 downto 0) => cols_c16_dout(31 downto 0),
      cols_c16_empty_n => cols_c16_empty_n,
      grp_Axi2Mat_fu_82_ap_ready => grp_Axi2Mat_fu_82_ap_ready,
      \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0\ => AxiStream2MatStream_U0_n_5,
      in_mat_data_full_n => in_mat_data_full_n,
      internal_full_n_reg(0) => internal_full_n_reg(0),
      last_blk_width_c_dout(0) => last_blk_width_c_dout(3),
      last_blk_width_c_empty_n => last_blk_width_c_empty_n,
      ldata_empty_n => ldata_empty_n,
      \localbuffer2_V_reg_1026_reg[7]_0\(7 downto 0) => \localbuffer2_V_reg_1026_reg[7]\(7 downto 0),
      \out\(31 downto 0) => rows_c15_dout(31 downto 0),
      rows_c15_empty_n => rows_c15_empty_n,
      shiftReg_ce => shiftReg_ce_2
    );
addrbound4_U0: entity work.base_threshold_accel_0_0_threshold_accel_addrbound4
     port map (
      D(8 downto 0) => data(8 downto 0),
      Q(1) => addrbound4_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1,
      addrbound4_U0_ap_continue => addrbound4_U0_ap_continue,
      addrbound4_U0_ap_start => addrbound4_U0_ap_start,
      \ap_CS_fsm_reg[1]_0\ => cols_c_U_n_1,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(10 downto 0) => cols_c_dout(10 downto 0),
      p_reg_reg(10 downto 0) => rows_c_dout(10 downto 0),
      rows_c_empty_n => rows_c_empty_n,
      shiftReg_ce => shiftReg_ce_2,
      shiftReg_ce_0 => shiftReg_ce_1
    );
ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Axi2AxiStream_U0_n_11,
      Q => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_Axi2Mat_entry7_U0_U_n_6,
      Q => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => last_blk_width_c_U_n_6,
      Q => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0,
      R => '0'
    );
axibound_V_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S
     port map (
      Axi2Mat_Block_split37_proc_U0_ap_start => Axi2Mat_Block_split37_proc_U0_ap_start,
      D(8 downto 0) => D(8 downto 0),
      S(0) => axibound_V_U_n_20,
      \SRL_SIG_reg[0][1]\ => axibound_V_U_n_10,
      \SRL_SIG_reg[0][8]\(8 downto 0) => \^srl_sig_reg[0][8]\(70 downto 62),
      \SRL_SIG_reg[0][8]_0\(8) => p_channel_U_n_2,
      \SRL_SIG_reg[0][8]_0\(7) => p_channel_U_n_3,
      \SRL_SIG_reg[0][8]_0\(6) => p_channel_U_n_4,
      \SRL_SIG_reg[0][8]_0\(5) => p_channel_U_n_5,
      \SRL_SIG_reg[0][8]_0\(4) => p_channel_U_n_6,
      \SRL_SIG_reg[0][8]_0\(3) => p_channel_U_n_7,
      \SRL_SIG_reg[0][8]_0\(2) => p_channel_U_n_8,
      \SRL_SIG_reg[0][8]_0\(1) => p_channel_U_n_9,
      \SRL_SIG_reg[0][8]_0\(0) => p_channel_U_n_10,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axibound_V_empty_n => axibound_V_empty_n,
      \data_p1_reg[72]\ => \data_p1_reg[72]\,
      \data_p1_reg[72]_0\(8 downto 0) => \data_p1_reg[72]_0\(8 downto 0),
      icmp_ln1024_fu_145_p2_carry(2 downto 0) => i_V_reg_98_reg(2 downto 0),
      internal_full_n_reg_0 => axibound_V_U_n_21,
      internal_full_n_reg_1 => Axi2AxiStream_U0_n_9,
      \mOutPtr_reg[1]_0\(0) => Axi2AxiStream_U0_ap_ready
    );
cols_c16_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S
     port map (
      AxiStream2MatStream_U0_last_blk_width_read => AxiStream2MatStream_U0_last_blk_width_read,
      E(0) => AxiStream2MatStream_U0_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c16_empty_n => cols_c16_empty_n,
      cols_c16_full_n => cols_c16_full_n,
      \in\(31 downto 0) => cols_c_dout(31 downto 0),
      \out\(31 downto 0) => cols_c16_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_2
    );
cols_c3_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S
     port map (
      Axi2Mat_entry7_U0_ap_start => Axi2Mat_entry7_U0_ap_start,
      D(31) => cols_c3_U_n_2,
      D(30) => cols_c3_U_n_3,
      D(29) => cols_c3_U_n_4,
      D(28) => cols_c3_U_n_5,
      D(27) => cols_c3_U_n_6,
      D(26) => cols_c3_U_n_7,
      D(25) => cols_c3_U_n_8,
      D(24) => cols_c3_U_n_9,
      D(23) => cols_c3_U_n_10,
      D(22) => cols_c3_U_n_11,
      D(21) => cols_c3_U_n_12,
      D(20) => cols_c3_U_n_13,
      D(19) => cols_c3_U_n_14,
      D(18) => cols_c3_U_n_15,
      D(17) => cols_c3_U_n_16,
      D(16) => cols_c3_U_n_17,
      D(15) => cols_c3_U_n_18,
      D(14) => cols_c3_U_n_19,
      D(13) => cols_c3_U_n_20,
      D(12) => cols_c3_U_n_21,
      D(11) => cols_c3_U_n_22,
      D(10) => cols_c3_U_n_23,
      D(9) => cols_c3_U_n_24,
      D(8) => cols_c3_U_n_25,
      D(7) => cols_c3_U_n_26,
      D(6) => cols_c3_U_n_27,
      D(5) => cols_c3_U_n_28,
      D(4) => cols_c3_U_n_29,
      D(3) => cols_c3_U_n_30,
      D(2) => cols_c3_U_n_31,
      D(1) => cols_c3_U_n_32,
      D(0) => cols_c3_U_n_33,
      E(0) => start_for_Axi2Mat_entry7_U0_U_n_3,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]_0\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c3_full_n => cols_c3_full_n,
      cols_c_full_n => cols_c_full_n,
      din_c1_empty_n => din_c1_empty_n,
      din_c1_full_n => din_c1_full_n,
      din_c_full_n => din_c_full_n,
      internal_empty_n_reg_0 => cols_c3_U_n_1,
      internal_empty_n_reg_1 => cols_c3_U_n_35,
      internal_full_n_reg_0 => cols_c3_U_n_34,
      rows_c2_empty_n => rows_c2_empty_n,
      rows_c2_full_n => rows_c2_full_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_4,
      start_for_addrbound4_U0_full_n => start_for_addrbound4_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_Axi2Mat_entry7_U0_U_n_4,
      start_once_reg_reg_0 => Axi2Mat_entry7_U0_n_0
    );
cols_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22
     port map (
      D(31) => cols_c3_U_n_2,
      D(30) => cols_c3_U_n_3,
      D(29) => cols_c3_U_n_4,
      D(28) => cols_c3_U_n_5,
      D(27) => cols_c3_U_n_6,
      D(26) => cols_c3_U_n_7,
      D(25) => cols_c3_U_n_8,
      D(24) => cols_c3_U_n_9,
      D(23) => cols_c3_U_n_10,
      D(22) => cols_c3_U_n_11,
      D(21) => cols_c3_U_n_12,
      D(20) => cols_c3_U_n_13,
      D(19) => cols_c3_U_n_14,
      D(18) => cols_c3_U_n_15,
      D(17) => cols_c3_U_n_16,
      D(16) => cols_c3_U_n_17,
      D(15) => cols_c3_U_n_18,
      D(14) => cols_c3_U_n_19,
      D(13) => cols_c3_U_n_20,
      D(12) => cols_c3_U_n_21,
      D(11) => cols_c3_U_n_22,
      D(10) => cols_c3_U_n_23,
      D(9) => cols_c3_U_n_24,
      D(8) => cols_c3_U_n_25,
      D(7) => cols_c3_U_n_26,
      D(6) => cols_c3_U_n_27,
      D(5) => cols_c3_U_n_28,
      D(4) => cols_c3_U_n_29,
      D(3) => cols_c3_U_n_30,
      D(2) => cols_c3_U_n_31,
      D(1) => cols_c3_U_n_32,
      D(0) => cols_c3_U_n_33,
      E(0) => Axi2Mat_entry7_U0_n_1,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c16_full_n => cols_c16_full_n,
      cols_c_full_n => cols_c_full_n,
      \in\(31 downto 0) => cols_c_dout(31 downto 0),
      internal_empty_n_reg_0 => cols_c_U_n_1,
      rows_c15_full_n => rows_c15_full_n,
      shiftReg_ce => shiftReg_ce_2,
      shiftReg_ce_0 => shiftReg_ce_0
    );
din_c1_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S
     port map (
      E(0) => start_for_Axi2Mat_entry7_U0_U_n_3,
      \SRL_SIG_reg[0][63]\(61 downto 0) => \SRL_SIG_reg[0][63]\(61 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      din_c1_empty_n => din_c1_empty_n,
      din_c1_full_n => din_c1_full_n,
      \in\(61 downto 0) => din_c1_dout(63 downto 2),
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_4
    );
din_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      din_c_empty_n => din_c_empty_n,
      din_c_full_n => din_c_full_n,
      \in\(61 downto 0) => din_c1_dout(63 downto 2),
      \mOutPtr_reg[2]_0\ => Axi2AxiStream_U0_n_2,
      \out\(61 downto 0) => din_c_dout(63 downto 2),
      shiftReg_ce => shiftReg_ce_0
    );
last_blk_pxl_width3_U0: entity work.base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg => last_blk_pxl_width3_U0_n_1,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      internal_full_n_reg => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0,
      start_for_AxiStream2MatStream_U0_full_n => start_for_AxiStream2MatStream_U0_full_n,
      start_once_reg_reg_0 => last_blk_pxl_width3_U0_n_0,
      start_once_reg_reg_1 => start_for_AxiStream2MatStream_U0_U_n_6
    );
last_blk_width_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      AxiStream2MatStream_U0_last_blk_width_read => AxiStream2MatStream_U0_last_blk_width_read,
      E(0) => start_for_AxiStream2MatStream_U0_U_n_4,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Axi2AxiStream_U0_ap_ready => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      ap_sync_reg_Axi2Mat_entry3_U0_ap_ready => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(0) => \ap_CS_fsm_reg[0]\(0),
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0 => AxiStream2MatStream_U0_n_1,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1(0) => Axi2AxiStream_U0_ap_ready,
      ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0,
      ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0 => last_blk_pxl_width3_U0_n_0,
      grp_Axi2Mat_fu_82_ap_ready => grp_Axi2Mat_fu_82_ap_ready,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => last_blk_width_c_U_n_6,
      last_blk_width_c_dout(0) => last_blk_width_c_dout(3),
      last_blk_width_c_empty_n => last_blk_width_c_empty_n,
      last_blk_width_c_full_n => last_blk_width_c_full_n,
      shiftReg_ce => shiftReg_ce_4,
      start_for_AxiStream2MatStream_U0_full_n => start_for_AxiStream2MatStream_U0_full_n
    );
ldata_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23
     port map (
      D(31 downto 0) => ldata_dout(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => gmem1_addr_read_reg_180(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ldata_empty_n => ldata_empty_n,
      ldata_full_n => ldata_full_n,
      \mOutPtr_reg[1]_0\ => AxiStream2MatStream_U0_n_5,
      shiftReg_ce => shiftReg_ce
    );
p_channel_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24
     port map (
      Axi2Mat_Block_split37_proc_U0_ap_start => Axi2Mat_Block_split37_proc_U0_ap_start,
      D(8 downto 0) => data(8 downto 0),
      Q(0) => addrbound4_U0_ap_ready,
      \SRL_SIG_reg[0][0]\ => p_channel_U_n_12,
      \SRL_SIG_reg[0][1]\ => p_channel_U_n_13,
      \SRL_SIG_reg[0][2]\ => p_channel_U_n_14,
      \SRL_SIG_reg[0][3]\ => p_channel_U_n_15,
      \SRL_SIG_reg[0][4]\ => p_channel_U_n_16,
      \SRL_SIG_reg[0][5]\ => p_channel_U_n_17,
      \SRL_SIG_reg[0][6]\ => p_channel_U_n_18,
      \SRL_SIG_reg[0][7]\ => p_channel_U_n_19,
      \SRL_SIG_reg[0][8]\(8) => p_channel_U_n_2,
      \SRL_SIG_reg[0][8]\(7) => p_channel_U_n_3,
      \SRL_SIG_reg[0][8]\(6) => p_channel_U_n_4,
      \SRL_SIG_reg[0][8]\(5) => p_channel_U_n_5,
      \SRL_SIG_reg[0][8]\(4) => p_channel_U_n_6,
      \SRL_SIG_reg[0][8]\(3) => p_channel_U_n_7,
      \SRL_SIG_reg[0][8]\(2) => p_channel_U_n_8,
      \SRL_SIG_reg[0][8]\(1) => p_channel_U_n_9,
      \SRL_SIG_reg[0][8]\(0) => p_channel_U_n_10,
      \SRL_SIG_reg[0][8]_0\ => p_channel_U_n_20,
      addrbound4_U0_ap_continue => addrbound4_U0_ap_continue,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_3,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => p_channel_U_n_11,
      shiftReg_ce => shiftReg_ce_1
    );
rows_c15_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25
     port map (
      AxiStream2MatStream_U0_last_blk_width_read => AxiStream2MatStream_U0_last_blk_width_read,
      E(0) => AxiStream2MatStream_U0_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows_c_dout(31 downto 0),
      \out\(31 downto 0) => rows_c15_dout(31 downto 0),
      rows_c15_empty_n => rows_c15_empty_n,
      rows_c15_full_n => rows_c15_full_n,
      shiftReg_ce => shiftReg_ce_2
    );
rows_c2_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26
     port map (
      D(31) => rows_c2_U_n_2,
      D(30) => rows_c2_U_n_3,
      D(29) => rows_c2_U_n_4,
      D(28) => rows_c2_U_n_5,
      D(27) => rows_c2_U_n_6,
      D(26) => rows_c2_U_n_7,
      D(25) => rows_c2_U_n_8,
      D(24) => rows_c2_U_n_9,
      D(23) => rows_c2_U_n_10,
      D(22) => rows_c2_U_n_11,
      D(21) => rows_c2_U_n_12,
      D(20) => rows_c2_U_n_13,
      D(19) => rows_c2_U_n_14,
      D(18) => rows_c2_U_n_15,
      D(17) => rows_c2_U_n_16,
      D(16) => rows_c2_U_n_17,
      D(15) => rows_c2_U_n_18,
      D(14) => rows_c2_U_n_19,
      D(13) => rows_c2_U_n_20,
      D(12) => rows_c2_U_n_21,
      D(11) => rows_c2_U_n_22,
      D(10) => rows_c2_U_n_23,
      D(9) => rows_c2_U_n_24,
      D(8) => rows_c2_U_n_25,
      D(7) => rows_c2_U_n_26,
      D(6) => rows_c2_U_n_27,
      D(5) => rows_c2_U_n_28,
      D(4) => rows_c2_U_n_29,
      D(3) => rows_c2_U_n_30,
      D(2) => rows_c2_U_n_31,
      D(1) => rows_c2_U_n_32,
      D(0) => rows_c2_U_n_33,
      E(0) => start_for_Axi2Mat_entry7_U0_U_n_3,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      rows_c2_empty_n => rows_c2_empty_n,
      rows_c2_full_n => rows_c2_full_n,
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_4
    );
rows_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27
     port map (
      D(31) => rows_c2_U_n_2,
      D(30) => rows_c2_U_n_3,
      D(29) => rows_c2_U_n_4,
      D(28) => rows_c2_U_n_5,
      D(27) => rows_c2_U_n_6,
      D(26) => rows_c2_U_n_7,
      D(25) => rows_c2_U_n_8,
      D(24) => rows_c2_U_n_9,
      D(23) => rows_c2_U_n_10,
      D(22) => rows_c2_U_n_11,
      D(21) => rows_c2_U_n_12,
      D(20) => rows_c2_U_n_13,
      D(19) => rows_c2_U_n_14,
      D(18) => rows_c2_U_n_15,
      D(17) => rows_c2_U_n_16,
      D(16) => rows_c2_U_n_17,
      D(15) => rows_c2_U_n_18,
      D(14) => rows_c2_U_n_19,
      D(13) => rows_c2_U_n_20,
      D(12) => rows_c2_U_n_21,
      D(11) => rows_c2_U_n_22,
      D(10) => rows_c2_U_n_23,
      D(9) => rows_c2_U_n_24,
      D(8) => rows_c2_U_n_25,
      D(7) => rows_c2_U_n_26,
      D(6) => rows_c2_U_n_27,
      D(5) => rows_c2_U_n_28,
      D(4) => rows_c2_U_n_29,
      D(3) => rows_c2_U_n_30,
      D(2) => rows_c2_U_n_31,
      D(1) => rows_c2_U_n_32,
      D(0) => rows_c2_U_n_33,
      E(0) => Axi2Mat_entry7_U0_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows_c_dout(31 downto 0),
      rows_c_empty_n => rows_c_empty_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce => shiftReg_ce_2,
      shiftReg_ce_0 => shiftReg_ce_0
    );
start_for_Axi2Mat_entry7_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0
     port map (
      Axi2Mat_entry7_U0_ap_start => Axi2Mat_entry7_U0_ap_start,
      E(0) => start_for_Axi2Mat_entry7_U0_U_n_3,
      ap_clk => ap_clk,
      ap_done_reg_reg => \ap_CS_fsm_reg[0]_0\,
      ap_done_reg_reg_0(0) => Axi2AxiStream_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_last_blk_pxl_width3_U0_ap_ready => ap_sync_last_blk_pxl_width3_U0_ap_ready,
      ap_sync_reg_Axi2AxiStream_U0_ap_ready => ap_sync_reg_Axi2AxiStream_U0_ap_ready,
      ap_sync_reg_Axi2Mat_entry3_U0_ap_ready => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg => start_for_Axi2Mat_entry7_U0_U_n_6,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg => start_for_Axi2Mat_entry7_U0_U_n_1,
      cols_c3_full_n => cols_c3_full_n,
      din_c1_full_n => din_c1_full_n,
      grp_Axi2Mat_fu_82_ap_ready => grp_Axi2Mat_fu_82_ap_ready,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      internal_empty_n_reg_0 => start_for_Axi2Mat_entry7_U0_U_n_5,
      internal_full_n_reg_0 => start_for_Axi2Mat_entry7_U0_U_n_4,
      \mOutPtr_reg[1]_0\ => Axi2Mat_entry7_U0_n_0,
      rows_c2_full_n => rows_c2_full_n,
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_0 => shiftReg_ce_0,
      start_for_addrbound4_U0_full_n => start_for_addrbound4_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_AxiStream2MatStream_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0
     port map (
      Array2xfMat_32_0_32_32_1_U0_ap_ready => Array2xfMat_32_0_32_32_1_U0_ap_ready,
      AxiStream2MatStream_U0_ap_start => AxiStream2MatStream_U0_ap_start,
      AxiStream2MatStream_U0_last_blk_width_read => AxiStream2MatStream_U0_last_blk_width_read,
      E(0) => start_for_AxiStream2MatStream_U0_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_last_blk_pxl_width3_U0_ap_ready => ap_sync_last_blk_pxl_width3_U0_ap_ready,
      ap_sync_reg_Axi2Mat_entry3_U0_ap_ready => ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      int_ap_ready_reg => Axi2AxiStream_U0_n_7,
      int_ap_ready_reg_0 => \ap_CS_fsm_reg[0]_0\,
      int_ap_ready_reg_1 => AxiStream2MatStream_U0_n_9,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_full_n_reg_0 => start_for_AxiStream2MatStream_U0_U_n_6,
      internal_full_n_reg_1 => last_blk_pxl_width3_U0_n_1,
      internal_full_n_reg_2(0) => AxiStream2MatStream_U0_ap_ready,
      last_blk_width_c_full_n => last_blk_width_c_full_n,
      shiftReg_ce => shiftReg_ce_4,
      start_for_AxiStream2MatStream_U0_full_n => start_for_AxiStream2MatStream_U0_full_n,
      start_once_reg_reg => last_blk_pxl_width3_U0_n_0,
      start_once_reg_reg_0 => ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0
    );
start_for_addrbound4_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0
     port map (
      Axi2Mat_entry7_U0_ap_start => Axi2Mat_entry7_U0_ap_start,
      Q(0) => addrbound4_U0_ap_ready,
      addrbound4_U0_ap_start => addrbound4_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[1]_0\ => Axi2Mat_entry7_U0_n_0,
      \mOutPtr_reg[1]_1\ => start_for_Axi2Mat_entry7_U0_U_n_5,
      start_for_addrbound4_U0_full_n => start_for_addrbound4_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Mat2AxiStream is
  port (
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AxiStream_U0_ap_start : in STD_LOGIC;
    rows_c12_empty_n : in STD_LOGIC;
    cols_c13_empty_n : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_V_reg_428_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Mat2AxiStream;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Mat2AxiStream is
  signal MatStream2AxiStream_U0_ap_start : STD_LOGIC;
  signal MatStream2AxiStream_U0_cols_bound_per_npc_read : STD_LOGIC;
  signal MatStream2AxiStream_U0_n_35 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal cols_c_i_U_n_10 : STD_LOGIC;
  signal cols_c_i_U_n_11 : STD_LOGIC;
  signal cols_c_i_U_n_12 : STD_LOGIC;
  signal cols_c_i_U_n_13 : STD_LOGIC;
  signal cols_c_i_U_n_14 : STD_LOGIC;
  signal cols_c_i_U_n_15 : STD_LOGIC;
  signal cols_c_i_U_n_16 : STD_LOGIC;
  signal cols_c_i_U_n_17 : STD_LOGIC;
  signal cols_c_i_U_n_18 : STD_LOGIC;
  signal cols_c_i_U_n_19 : STD_LOGIC;
  signal cols_c_i_U_n_2 : STD_LOGIC;
  signal cols_c_i_U_n_20 : STD_LOGIC;
  signal cols_c_i_U_n_21 : STD_LOGIC;
  signal cols_c_i_U_n_22 : STD_LOGIC;
  signal cols_c_i_U_n_23 : STD_LOGIC;
  signal cols_c_i_U_n_24 : STD_LOGIC;
  signal cols_c_i_U_n_25 : STD_LOGIC;
  signal cols_c_i_U_n_26 : STD_LOGIC;
  signal cols_c_i_U_n_27 : STD_LOGIC;
  signal cols_c_i_U_n_28 : STD_LOGIC;
  signal cols_c_i_U_n_29 : STD_LOGIC;
  signal cols_c_i_U_n_3 : STD_LOGIC;
  signal cols_c_i_U_n_30 : STD_LOGIC;
  signal cols_c_i_U_n_31 : STD_LOGIC;
  signal cols_c_i_U_n_32 : STD_LOGIC;
  signal cols_c_i_U_n_33 : STD_LOGIC;
  signal cols_c_i_U_n_4 : STD_LOGIC;
  signal cols_c_i_U_n_5 : STD_LOGIC;
  signal cols_c_i_U_n_6 : STD_LOGIC;
  signal cols_c_i_U_n_7 : STD_LOGIC;
  signal cols_c_i_U_n_8 : STD_LOGIC;
  signal cols_c_i_U_n_9 : STD_LOGIC;
  signal cols_c_i_empty_n : STD_LOGIC;
  signal cols_c_i_full_n : STD_LOGIC;
  signal last_blk_pxl_width13_U0_ap_continue : STD_LOGIC;
  signal last_blk_pxl_width13_U0_n_3 : STD_LOGIC;
  signal last_blk_pxl_width13_U0_n_4 : STD_LOGIC;
  signal p_channel_U_n_0 : STD_LOGIC;
  signal p_channel_dout : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rows_c_i_U_n_10 : STD_LOGIC;
  signal rows_c_i_U_n_11 : STD_LOGIC;
  signal rows_c_i_U_n_12 : STD_LOGIC;
  signal rows_c_i_U_n_13 : STD_LOGIC;
  signal rows_c_i_U_n_14 : STD_LOGIC;
  signal rows_c_i_U_n_15 : STD_LOGIC;
  signal rows_c_i_U_n_16 : STD_LOGIC;
  signal rows_c_i_U_n_17 : STD_LOGIC;
  signal rows_c_i_U_n_18 : STD_LOGIC;
  signal rows_c_i_U_n_19 : STD_LOGIC;
  signal rows_c_i_U_n_2 : STD_LOGIC;
  signal rows_c_i_U_n_20 : STD_LOGIC;
  signal rows_c_i_U_n_21 : STD_LOGIC;
  signal rows_c_i_U_n_22 : STD_LOGIC;
  signal rows_c_i_U_n_23 : STD_LOGIC;
  signal rows_c_i_U_n_24 : STD_LOGIC;
  signal rows_c_i_U_n_25 : STD_LOGIC;
  signal rows_c_i_U_n_26 : STD_LOGIC;
  signal rows_c_i_U_n_27 : STD_LOGIC;
  signal rows_c_i_U_n_28 : STD_LOGIC;
  signal rows_c_i_U_n_29 : STD_LOGIC;
  signal rows_c_i_U_n_3 : STD_LOGIC;
  signal rows_c_i_U_n_30 : STD_LOGIC;
  signal rows_c_i_U_n_31 : STD_LOGIC;
  signal rows_c_i_U_n_32 : STD_LOGIC;
  signal rows_c_i_U_n_33 : STD_LOGIC;
  signal rows_c_i_U_n_4 : STD_LOGIC;
  signal rows_c_i_U_n_5 : STD_LOGIC;
  signal rows_c_i_U_n_6 : STD_LOGIC;
  signal rows_c_i_U_n_7 : STD_LOGIC;
  signal rows_c_i_U_n_8 : STD_LOGIC;
  signal rows_c_i_U_n_9 : STD_LOGIC;
  signal rows_c_i_empty_n : STD_LOGIC;
  signal rows_c_i_full_n : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
MatStream2AxiStream_U0: entity work.base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream
     port map (
      A(16) => rows_c_i_U_n_2,
      A(15) => rows_c_i_U_n_3,
      A(14) => rows_c_i_U_n_4,
      A(13) => rows_c_i_U_n_5,
      A(12) => rows_c_i_U_n_6,
      A(11) => rows_c_i_U_n_7,
      A(10) => rows_c_i_U_n_8,
      A(9) => rows_c_i_U_n_9,
      A(8) => rows_c_i_U_n_10,
      A(7) => rows_c_i_U_n_11,
      A(6) => rows_c_i_U_n_12,
      A(5) => rows_c_i_U_n_13,
      A(4) => rows_c_i_U_n_14,
      A(3) => rows_c_i_U_n_15,
      A(2) => rows_c_i_U_n_16,
      A(1) => rows_c_i_U_n_17,
      A(0) => rows_c_i_U_n_18,
      D(31) => cols_c_i_U_n_2,
      D(30) => cols_c_i_U_n_3,
      D(29) => cols_c_i_U_n_4,
      D(28) => cols_c_i_U_n_5,
      D(27) => cols_c_i_U_n_6,
      D(26) => cols_c_i_U_n_7,
      D(25) => cols_c_i_U_n_8,
      D(24) => cols_c_i_U_n_9,
      D(23) => cols_c_i_U_n_10,
      D(22) => cols_c_i_U_n_11,
      D(21) => cols_c_i_U_n_12,
      D(20) => cols_c_i_U_n_13,
      D(19) => cols_c_i_U_n_14,
      D(18) => cols_c_i_U_n_15,
      D(17) => cols_c_i_U_n_16,
      D(16) => cols_c_i_U_n_17,
      D(15) => cols_c_i_U_n_18,
      D(14) => cols_c_i_U_n_19,
      D(13) => cols_c_i_U_n_20,
      D(12) => cols_c_i_U_n_21,
      D(11) => cols_c_i_U_n_22,
      D(10) => cols_c_i_U_n_23,
      D(9) => cols_c_i_U_n_24,
      D(8) => cols_c_i_U_n_25,
      D(7) => cols_c_i_U_n_26,
      D(6) => cols_c_i_U_n_27,
      D(5) => cols_c_i_U_n_28,
      D(4) => cols_c_i_U_n_29,
      D(3) => cols_c_i_U_n_30,
      D(2) => cols_c_i_U_n_31,
      D(1) => cols_c_i_U_n_32,
      D(0) => cols_c_i_U_n_33,
      E(0) => E(0),
      MatStream2AxiStream_U0_ap_start => MatStream2AxiStream_U0_ap_start,
      MatStream2AxiStream_U0_cols_bound_per_npc_read => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg => MatStream2AxiStream_U0_n_35,
      internal_empty_n_reg_0 => internal_empty_n_reg,
      internal_empty_n_reg_1 => internal_empty_n_reg_0,
      ldata_full_n => ldata_full_n,
      \localbuffer_V_fu_80_reg[31]_0\(31 downto 0) => D(31 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\(0) => \mOutPtr_reg[0]\(0),
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      out_mat_data_empty_n => out_mat_data_empty_n,
      p_channel_dout(0) => p_channel_dout(3),
      \rows_read_reg_366_reg[31]_0\(14) => rows_c_i_U_n_19,
      \rows_read_reg_366_reg[31]_0\(13) => rows_c_i_U_n_20,
      \rows_read_reg_366_reg[31]_0\(12) => rows_c_i_U_n_21,
      \rows_read_reg_366_reg[31]_0\(11) => rows_c_i_U_n_22,
      \rows_read_reg_366_reg[31]_0\(10) => rows_c_i_U_n_23,
      \rows_read_reg_366_reg[31]_0\(9) => rows_c_i_U_n_24,
      \rows_read_reg_366_reg[31]_0\(8) => rows_c_i_U_n_25,
      \rows_read_reg_366_reg[31]_0\(7) => rows_c_i_U_n_26,
      \rows_read_reg_366_reg[31]_0\(6) => rows_c_i_U_n_27,
      \rows_read_reg_366_reg[31]_0\(5) => rows_c_i_U_n_28,
      \rows_read_reg_366_reg[31]_0\(4) => rows_c_i_U_n_29,
      \rows_read_reg_366_reg[31]_0\(3) => rows_c_i_U_n_30,
      \rows_read_reg_366_reg[31]_0\(2) => rows_c_i_U_n_31,
      \rows_read_reg_366_reg[31]_0\(1) => rows_c_i_U_n_32,
      \rows_read_reg_366_reg[31]_0\(0) => rows_c_i_U_n_33,
      shiftReg_ce_0 => shiftReg_ce_0,
      \tmp_V_reg_428_reg[7]_0\(7 downto 0) => \tmp_V_reg_428_reg[7]\(7 downto 0)
    );
cols_c_i_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x
     port map (
      D(31) => cols_c_i_U_n_2,
      D(30) => cols_c_i_U_n_3,
      D(29) => cols_c_i_U_n_4,
      D(28) => cols_c_i_U_n_5,
      D(27) => cols_c_i_U_n_6,
      D(26) => cols_c_i_U_n_7,
      D(25) => cols_c_i_U_n_8,
      D(24) => cols_c_i_U_n_9,
      D(23) => cols_c_i_U_n_10,
      D(22) => cols_c_i_U_n_11,
      D(21) => cols_c_i_U_n_12,
      D(20) => cols_c_i_U_n_13,
      D(19) => cols_c_i_U_n_14,
      D(18) => cols_c_i_U_n_15,
      D(17) => cols_c_i_U_n_16,
      D(16) => cols_c_i_U_n_17,
      D(15) => cols_c_i_U_n_18,
      D(14) => cols_c_i_U_n_19,
      D(13) => cols_c_i_U_n_20,
      D(12) => cols_c_i_U_n_21,
      D(11) => cols_c_i_U_n_22,
      D(10) => cols_c_i_U_n_23,
      D(9) => cols_c_i_U_n_24,
      D(8) => cols_c_i_U_n_25,
      D(7) => cols_c_i_U_n_26,
      D(6) => cols_c_i_U_n_27,
      D(5) => cols_c_i_U_n_28,
      D(4) => cols_c_i_U_n_29,
      D(3) => cols_c_i_U_n_30,
      D(2) => cols_c_i_U_n_31,
      D(1) => cols_c_i_U_n_32,
      D(0) => cols_c_i_U_n_33,
      E(0) => \^shiftreg_ce\,
      MatStream2AxiStream_U0_cols_bound_per_npc_read => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]_0\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_i_empty_n => cols_c_i_empty_n,
      cols_c_i_full_n => cols_c_i_full_n,
      \mOutPtr_reg[1]_0\(0) => last_blk_pxl_width13_U0_n_3
    );
last_blk_pxl_width13_U0: entity work.base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13
     port map (
      E(0) => \^shiftreg_ce\,
      Mat2AxiStream_U0_ap_start => Mat2AxiStream_U0_ap_start,
      MatStream2AxiStream_U0_ap_start => MatStream2AxiStream_U0_ap_start,
      Q(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[0][3]\ => p_channel_U_n_0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c13_empty_n => cols_c13_empty_n,
      cols_c_i_empty_n => cols_c_i_empty_n,
      cols_c_i_full_n => cols_c_i_full_n,
      internal_empty_n_reg(0) => last_blk_pxl_width13_U0_n_3,
      last_blk_pxl_width13_U0_ap_continue => last_blk_pxl_width13_U0_ap_continue,
      \return_r_preg_reg[3]_0\ => last_blk_pxl_width13_U0_n_4,
      rows_c12_empty_n => rows_c12_empty_n,
      rows_c_i_empty_n => rows_c_i_empty_n,
      rows_c_i_full_n => rows_c_i_full_n,
      shiftReg_ce => shiftReg_ce_1
    );
p_channel_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S
     port map (
      E(0) => \^shiftreg_ce\,
      MatStream2AxiStream_U0_ap_start => MatStream2AxiStream_U0_ap_start,
      MatStream2AxiStream_U0_cols_bound_per_npc_read => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      Q(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[0][3]\ => p_channel_U_n_0,
      \SRL_SIG_reg[0][3]_0\ => last_blk_pxl_width13_U0_n_4,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_i_empty_n => cols_c_i_empty_n,
      last_blk_pxl_width13_U0_ap_continue => last_blk_pxl_width13_U0_ap_continue,
      \mOutPtr_reg[1]_0\ => MatStream2AxiStream_U0_n_35,
      p_channel_dout(0) => p_channel_dout(3),
      rows_c_i_empty_n => rows_c_i_empty_n,
      shiftReg_ce => shiftReg_ce_1
    );
rows_c_i_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14
     port map (
      A(16) => rows_c_i_U_n_2,
      A(15) => rows_c_i_U_n_3,
      A(14) => rows_c_i_U_n_4,
      A(13) => rows_c_i_U_n_5,
      A(12) => rows_c_i_U_n_6,
      A(11) => rows_c_i_U_n_7,
      A(10) => rows_c_i_U_n_8,
      A(9) => rows_c_i_U_n_9,
      A(8) => rows_c_i_U_n_10,
      A(7) => rows_c_i_U_n_11,
      A(6) => rows_c_i_U_n_12,
      A(5) => rows_c_i_U_n_13,
      A(4) => rows_c_i_U_n_14,
      A(3) => rows_c_i_U_n_15,
      A(2) => rows_c_i_U_n_16,
      A(1) => rows_c_i_U_n_17,
      A(0) => rows_c_i_U_n_18,
      E(0) => \^shiftreg_ce\,
      MatStream2AxiStream_U0_cols_bound_per_npc_read => MatStream2AxiStream_U0_cols_bound_per_npc_read,
      \SRL_SIG_reg[0][31]\(14) => rows_c_i_U_n_19,
      \SRL_SIG_reg[0][31]\(13) => rows_c_i_U_n_20,
      \SRL_SIG_reg[0][31]\(12) => rows_c_i_U_n_21,
      \SRL_SIG_reg[0][31]\(11) => rows_c_i_U_n_22,
      \SRL_SIG_reg[0][31]\(10) => rows_c_i_U_n_23,
      \SRL_SIG_reg[0][31]\(9) => rows_c_i_U_n_24,
      \SRL_SIG_reg[0][31]\(8) => rows_c_i_U_n_25,
      \SRL_SIG_reg[0][31]\(7) => rows_c_i_U_n_26,
      \SRL_SIG_reg[0][31]\(6) => rows_c_i_U_n_27,
      \SRL_SIG_reg[0][31]\(5) => rows_c_i_U_n_28,
      \SRL_SIG_reg[0][31]\(4) => rows_c_i_U_n_29,
      \SRL_SIG_reg[0][31]\(3) => rows_c_i_U_n_30,
      \SRL_SIG_reg[0][31]\(2) => rows_c_i_U_n_31,
      \SRL_SIG_reg[0][31]\(1) => rows_c_i_U_n_32,
      \SRL_SIG_reg[0][31]\(0) => rows_c_i_U_n_33,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\(0) => last_blk_pxl_width13_U0_n_3,
      rows_c_i_empty_n => rows_c_i_empty_n,
      rows_c_i_full_n => rows_c_i_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_ap_ready : out STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \localbuffer2_V_reg_1026_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC;
    \data_p1_reg[72]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_data_full_n : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \dstMat_rows_read_reg_101_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dstMat_cols_read_reg_106_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \srcPtr_read_reg_96_reg[63]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \gmem1_addr_read_reg_180_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_sync_reg_grp_Axi2Mat_fu_82_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0 : STD_LOGIC;
  signal dstMat_cols_read_reg_106 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dstMat_rows_read_reg_101 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_Axi2Mat_fu_82_ap_start_reg : STD_LOGIC;
  signal grp_Axi2Mat_fu_82_n_86 : STD_LOGIC;
  signal grp_Axi2Mat_fu_82_n_90 : STD_LOGIC;
  signal grp_Axi2Mat_fu_82_n_91 : STD_LOGIC;
  signal srcPtr_read_reg_96 : STD_LOGIC_VECTOR ( 63 downto 2 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(0) <= \^q\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_82_n_90,
      Q => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      R => '0'
    );
ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_82_n_91,
      Q => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0,
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(0),
      Q => dstMat_cols_read_reg_106(0),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(10),
      Q => dstMat_cols_read_reg_106(10),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(11),
      Q => dstMat_cols_read_reg_106(11),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(12),
      Q => dstMat_cols_read_reg_106(12),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(13),
      Q => dstMat_cols_read_reg_106(13),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(14),
      Q => dstMat_cols_read_reg_106(14),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(15),
      Q => dstMat_cols_read_reg_106(15),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(16),
      Q => dstMat_cols_read_reg_106(16),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(17),
      Q => dstMat_cols_read_reg_106(17),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(18),
      Q => dstMat_cols_read_reg_106(18),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(19),
      Q => dstMat_cols_read_reg_106(19),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(1),
      Q => dstMat_cols_read_reg_106(1),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(20),
      Q => dstMat_cols_read_reg_106(20),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(21),
      Q => dstMat_cols_read_reg_106(21),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(22),
      Q => dstMat_cols_read_reg_106(22),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(23),
      Q => dstMat_cols_read_reg_106(23),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(24),
      Q => dstMat_cols_read_reg_106(24),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(25),
      Q => dstMat_cols_read_reg_106(25),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(26),
      Q => dstMat_cols_read_reg_106(26),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(27),
      Q => dstMat_cols_read_reg_106(27),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(28),
      Q => dstMat_cols_read_reg_106(28),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(29),
      Q => dstMat_cols_read_reg_106(29),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(2),
      Q => dstMat_cols_read_reg_106(2),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(30),
      Q => dstMat_cols_read_reg_106(30),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(31),
      Q => dstMat_cols_read_reg_106(31),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(3),
      Q => dstMat_cols_read_reg_106(3),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(4),
      Q => dstMat_cols_read_reg_106(4),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(5),
      Q => dstMat_cols_read_reg_106(5),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(6),
      Q => dstMat_cols_read_reg_106(6),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(7),
      Q => dstMat_cols_read_reg_106(7),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(8),
      Q => dstMat_cols_read_reg_106(8),
      R => '0'
    );
\dstMat_cols_read_reg_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_cols_read_reg_106_reg[31]_0\(9),
      Q => dstMat_cols_read_reg_106(9),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(0),
      Q => dstMat_rows_read_reg_101(0),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(10),
      Q => dstMat_rows_read_reg_101(10),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(11),
      Q => dstMat_rows_read_reg_101(11),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(12),
      Q => dstMat_rows_read_reg_101(12),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(13),
      Q => dstMat_rows_read_reg_101(13),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(14),
      Q => dstMat_rows_read_reg_101(14),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(15),
      Q => dstMat_rows_read_reg_101(15),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(16),
      Q => dstMat_rows_read_reg_101(16),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(17),
      Q => dstMat_rows_read_reg_101(17),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(18),
      Q => dstMat_rows_read_reg_101(18),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(19),
      Q => dstMat_rows_read_reg_101(19),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(1),
      Q => dstMat_rows_read_reg_101(1),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(20),
      Q => dstMat_rows_read_reg_101(20),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(21),
      Q => dstMat_rows_read_reg_101(21),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(22),
      Q => dstMat_rows_read_reg_101(22),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(23),
      Q => dstMat_rows_read_reg_101(23),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(24),
      Q => dstMat_rows_read_reg_101(24),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(25),
      Q => dstMat_rows_read_reg_101(25),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(26),
      Q => dstMat_rows_read_reg_101(26),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(27),
      Q => dstMat_rows_read_reg_101(27),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(28),
      Q => dstMat_rows_read_reg_101(28),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(29),
      Q => dstMat_rows_read_reg_101(29),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(2),
      Q => dstMat_rows_read_reg_101(2),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(30),
      Q => dstMat_rows_read_reg_101(30),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(31),
      Q => dstMat_rows_read_reg_101(31),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(3),
      Q => dstMat_rows_read_reg_101(3),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(4),
      Q => dstMat_rows_read_reg_101(4),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(5),
      Q => dstMat_rows_read_reg_101(5),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(6),
      Q => dstMat_rows_read_reg_101(6),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(7),
      Q => dstMat_rows_read_reg_101(7),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(8),
      Q => dstMat_rows_read_reg_101(8),
      R => '0'
    );
\dstMat_rows_read_reg_101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstMat_rows_read_reg_101_reg[31]_0\(9),
      Q => dstMat_rows_read_reg_101(9),
      R => '0'
    );
grp_Axi2Mat_fu_82: entity work.base_threshold_accel_0_0_threshold_accel_Axi2Mat
     port map (
      Array2xfMat_32_0_32_32_1_U0_ap_ready => Array2xfMat_32_0_32_32_1_U0_ap_ready,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => dstMat_rows_read_reg_101(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => dstMat_cols_read_reg_106(31 downto 0),
      \SRL_SIG_reg[0][63]\(61 downto 0) => srcPtr_read_reg_96(63 downto 2),
      \SRL_SIG_reg[0][8]\(70 downto 0) => \SRL_SIG_reg[0][8]\(70 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      \ap_CS_fsm_reg[0]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[0]_0\ => ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0,
      \ap_CS_fsm_reg[1]\ => grp_Axi2Mat_fu_82_n_86,
      ap_clk => ap_clk,
      ap_done_reg_reg => grp_Axi2Mat_fu_82_n_90,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => grp_Axi2Mat_fu_82_n_91,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
      ap_sync_reg_grp_Axi2Mat_fu_82_ap_done => ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
      \data_p1_reg[72]\ => \data_p1_reg[72]\,
      \data_p1_reg[72]_0\(8 downto 0) => \data_p1_reg[72]_0\(8 downto 0),
      gmem1_ARREADY => gmem1_ARREADY,
      \gmem1_addr_read_reg_180_reg[31]\(31 downto 0) => \gmem1_addr_read_reg_180_reg[31]\(31 downto 0),
      grp_Axi2Mat_fu_82_ap_start_reg => grp_Axi2Mat_fu_82_ap_start_reg,
      in_mat_data_full_n => in_mat_data_full_n,
      internal_full_n_reg(0) => internal_full_n_reg(0),
      \localbuffer2_V_reg_1026_reg[7]\(7 downto 0) => \localbuffer2_V_reg_1026_reg[7]\(7 downto 0)
    );
grp_Axi2Mat_fu_82_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_82_n_86,
      Q => grp_Axi2Mat_fu_82_ap_start_reg,
      R => ap_rst_n_inv
    );
\srcPtr_read_reg_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(8),
      Q => srcPtr_read_reg_96(10),
      R => '0'
    );
\srcPtr_read_reg_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(9),
      Q => srcPtr_read_reg_96(11),
      R => '0'
    );
\srcPtr_read_reg_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(10),
      Q => srcPtr_read_reg_96(12),
      R => '0'
    );
\srcPtr_read_reg_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(11),
      Q => srcPtr_read_reg_96(13),
      R => '0'
    );
\srcPtr_read_reg_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(12),
      Q => srcPtr_read_reg_96(14),
      R => '0'
    );
\srcPtr_read_reg_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(13),
      Q => srcPtr_read_reg_96(15),
      R => '0'
    );
\srcPtr_read_reg_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(14),
      Q => srcPtr_read_reg_96(16),
      R => '0'
    );
\srcPtr_read_reg_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(15),
      Q => srcPtr_read_reg_96(17),
      R => '0'
    );
\srcPtr_read_reg_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(16),
      Q => srcPtr_read_reg_96(18),
      R => '0'
    );
\srcPtr_read_reg_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(17),
      Q => srcPtr_read_reg_96(19),
      R => '0'
    );
\srcPtr_read_reg_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(18),
      Q => srcPtr_read_reg_96(20),
      R => '0'
    );
\srcPtr_read_reg_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(19),
      Q => srcPtr_read_reg_96(21),
      R => '0'
    );
\srcPtr_read_reg_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(20),
      Q => srcPtr_read_reg_96(22),
      R => '0'
    );
\srcPtr_read_reg_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(21),
      Q => srcPtr_read_reg_96(23),
      R => '0'
    );
\srcPtr_read_reg_96_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(22),
      Q => srcPtr_read_reg_96(24),
      R => '0'
    );
\srcPtr_read_reg_96_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(23),
      Q => srcPtr_read_reg_96(25),
      R => '0'
    );
\srcPtr_read_reg_96_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(24),
      Q => srcPtr_read_reg_96(26),
      R => '0'
    );
\srcPtr_read_reg_96_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(25),
      Q => srcPtr_read_reg_96(27),
      R => '0'
    );
\srcPtr_read_reg_96_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(26),
      Q => srcPtr_read_reg_96(28),
      R => '0'
    );
\srcPtr_read_reg_96_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(27),
      Q => srcPtr_read_reg_96(29),
      R => '0'
    );
\srcPtr_read_reg_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(0),
      Q => srcPtr_read_reg_96(2),
      R => '0'
    );
\srcPtr_read_reg_96_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(28),
      Q => srcPtr_read_reg_96(30),
      R => '0'
    );
\srcPtr_read_reg_96_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(29),
      Q => srcPtr_read_reg_96(31),
      R => '0'
    );
\srcPtr_read_reg_96_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(30),
      Q => srcPtr_read_reg_96(32),
      R => '0'
    );
\srcPtr_read_reg_96_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(31),
      Q => srcPtr_read_reg_96(33),
      R => '0'
    );
\srcPtr_read_reg_96_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(32),
      Q => srcPtr_read_reg_96(34),
      R => '0'
    );
\srcPtr_read_reg_96_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(33),
      Q => srcPtr_read_reg_96(35),
      R => '0'
    );
\srcPtr_read_reg_96_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(34),
      Q => srcPtr_read_reg_96(36),
      R => '0'
    );
\srcPtr_read_reg_96_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(35),
      Q => srcPtr_read_reg_96(37),
      R => '0'
    );
\srcPtr_read_reg_96_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(36),
      Q => srcPtr_read_reg_96(38),
      R => '0'
    );
\srcPtr_read_reg_96_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(37),
      Q => srcPtr_read_reg_96(39),
      R => '0'
    );
\srcPtr_read_reg_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(1),
      Q => srcPtr_read_reg_96(3),
      R => '0'
    );
\srcPtr_read_reg_96_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(38),
      Q => srcPtr_read_reg_96(40),
      R => '0'
    );
\srcPtr_read_reg_96_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(39),
      Q => srcPtr_read_reg_96(41),
      R => '0'
    );
\srcPtr_read_reg_96_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(40),
      Q => srcPtr_read_reg_96(42),
      R => '0'
    );
\srcPtr_read_reg_96_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(41),
      Q => srcPtr_read_reg_96(43),
      R => '0'
    );
\srcPtr_read_reg_96_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(42),
      Q => srcPtr_read_reg_96(44),
      R => '0'
    );
\srcPtr_read_reg_96_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(43),
      Q => srcPtr_read_reg_96(45),
      R => '0'
    );
\srcPtr_read_reg_96_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(44),
      Q => srcPtr_read_reg_96(46),
      R => '0'
    );
\srcPtr_read_reg_96_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(45),
      Q => srcPtr_read_reg_96(47),
      R => '0'
    );
\srcPtr_read_reg_96_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(46),
      Q => srcPtr_read_reg_96(48),
      R => '0'
    );
\srcPtr_read_reg_96_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(47),
      Q => srcPtr_read_reg_96(49),
      R => '0'
    );
\srcPtr_read_reg_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(2),
      Q => srcPtr_read_reg_96(4),
      R => '0'
    );
\srcPtr_read_reg_96_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(48),
      Q => srcPtr_read_reg_96(50),
      R => '0'
    );
\srcPtr_read_reg_96_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(49),
      Q => srcPtr_read_reg_96(51),
      R => '0'
    );
\srcPtr_read_reg_96_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(50),
      Q => srcPtr_read_reg_96(52),
      R => '0'
    );
\srcPtr_read_reg_96_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(51),
      Q => srcPtr_read_reg_96(53),
      R => '0'
    );
\srcPtr_read_reg_96_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(52),
      Q => srcPtr_read_reg_96(54),
      R => '0'
    );
\srcPtr_read_reg_96_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(53),
      Q => srcPtr_read_reg_96(55),
      R => '0'
    );
\srcPtr_read_reg_96_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(54),
      Q => srcPtr_read_reg_96(56),
      R => '0'
    );
\srcPtr_read_reg_96_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(55),
      Q => srcPtr_read_reg_96(57),
      R => '0'
    );
\srcPtr_read_reg_96_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(56),
      Q => srcPtr_read_reg_96(58),
      R => '0'
    );
\srcPtr_read_reg_96_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(57),
      Q => srcPtr_read_reg_96(59),
      R => '0'
    );
\srcPtr_read_reg_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(3),
      Q => srcPtr_read_reg_96(5),
      R => '0'
    );
\srcPtr_read_reg_96_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(58),
      Q => srcPtr_read_reg_96(60),
      R => '0'
    );
\srcPtr_read_reg_96_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(59),
      Q => srcPtr_read_reg_96(61),
      R => '0'
    );
\srcPtr_read_reg_96_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(60),
      Q => srcPtr_read_reg_96(62),
      R => '0'
    );
\srcPtr_read_reg_96_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(61),
      Q => srcPtr_read_reg_96(63),
      R => '0'
    );
\srcPtr_read_reg_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(4),
      Q => srcPtr_read_reg_96(6),
      R => '0'
    );
\srcPtr_read_reg_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(5),
      Q => srcPtr_read_reg_96(7),
      R => '0'
    );
\srcPtr_read_reg_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(6),
      Q => srcPtr_read_reg_96(8),
      R => '0'
    );
\srcPtr_read_reg_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcPtr_read_reg_96_reg[63]_0\(7),
      Q => srcPtr_read_reg_96(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_Mat2Axi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln878_reg_163_reg[0]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0 : out STD_LOGIC;
    \tmp_reg_182_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem2_AWREADY : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[72]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg_reg : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done : in STD_LOGIC;
    grp_Mat2Axi_fu_60_ap_start_reg : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \gmem2_addr_reg_167_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \tmp_V_reg_428_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_Mat2Axi;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_Mat2Axi is
  signal AxiStream2Axi_U0_ap_start : STD_LOGIC;
  signal AxiStream2Axi_U0_n_1 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_14 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_15 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_2 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_21 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_23 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_7 : STD_LOGIC;
  signal Mat2AxiStream_U0_ap_start : STD_LOGIC;
  signal Mat2AxiStream_U0_n_10 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_11 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_12 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_13 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_14 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_15 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_16 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_17 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_18 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_19 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_20 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_21 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_22 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_23 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_24 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_25 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_26 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_27 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_28 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_29 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_3 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_30 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_31 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_32 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_33 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_34 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_4 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_5 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_6 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_7 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_8 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_9 : STD_LOGIC;
  signal Mat2Axi_Block_split35_proc_U0_ap_start : STD_LOGIC;
  signal Mat2Axi_entry16_U0_n_1 : STD_LOGIC;
  signal \^srl_sig_reg[0][8]\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal addrbound_U0_ap_continue : STD_LOGIC;
  signal addrbound_U0_ap_ready : STD_LOGIC;
  signal addrbound_U0_ap_start : STD_LOGIC;
  signal addrbound_U0_n_1 : STD_LOGIC;
  signal addrbound_U0_n_2 : STD_LOGIC;
  signal addrbound_U0_n_4 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_done_reg_3 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\ : STD_LOGIC;
  signal axibound_V_U_n_20 : STD_LOGIC;
  signal axibound_V_U_n_21 : STD_LOGIC;
  signal cols_c13_U_n_10 : STD_LOGIC;
  signal cols_c13_U_n_11 : STD_LOGIC;
  signal cols_c13_U_n_12 : STD_LOGIC;
  signal cols_c13_U_n_13 : STD_LOGIC;
  signal cols_c13_U_n_14 : STD_LOGIC;
  signal cols_c13_U_n_15 : STD_LOGIC;
  signal cols_c13_U_n_16 : STD_LOGIC;
  signal cols_c13_U_n_17 : STD_LOGIC;
  signal cols_c13_U_n_18 : STD_LOGIC;
  signal cols_c13_U_n_19 : STD_LOGIC;
  signal cols_c13_U_n_2 : STD_LOGIC;
  signal cols_c13_U_n_20 : STD_LOGIC;
  signal cols_c13_U_n_21 : STD_LOGIC;
  signal cols_c13_U_n_22 : STD_LOGIC;
  signal cols_c13_U_n_23 : STD_LOGIC;
  signal cols_c13_U_n_24 : STD_LOGIC;
  signal cols_c13_U_n_3 : STD_LOGIC;
  signal cols_c13_U_n_4 : STD_LOGIC;
  signal cols_c13_U_n_5 : STD_LOGIC;
  signal cols_c13_U_n_6 : STD_LOGIC;
  signal cols_c13_U_n_7 : STD_LOGIC;
  signal cols_c13_U_n_8 : STD_LOGIC;
  signal cols_c13_U_n_9 : STD_LOGIC;
  signal cols_c13_empty_n : STD_LOGIC;
  signal cols_c13_full_n : STD_LOGIC;
  signal cols_c_U_n_10 : STD_LOGIC;
  signal cols_c_U_n_11 : STD_LOGIC;
  signal cols_c_U_n_12 : STD_LOGIC;
  signal cols_c_U_n_13 : STD_LOGIC;
  signal cols_c_U_n_14 : STD_LOGIC;
  signal cols_c_U_n_15 : STD_LOGIC;
  signal cols_c_U_n_16 : STD_LOGIC;
  signal cols_c_U_n_17 : STD_LOGIC;
  signal cols_c_U_n_18 : STD_LOGIC;
  signal cols_c_U_n_19 : STD_LOGIC;
  signal cols_c_U_n_2 : STD_LOGIC;
  signal cols_c_U_n_20 : STD_LOGIC;
  signal cols_c_U_n_21 : STD_LOGIC;
  signal cols_c_U_n_22 : STD_LOGIC;
  signal cols_c_U_n_23 : STD_LOGIC;
  signal cols_c_U_n_3 : STD_LOGIC;
  signal cols_c_U_n_4 : STD_LOGIC;
  signal cols_c_U_n_5 : STD_LOGIC;
  signal cols_c_U_n_6 : STD_LOGIC;
  signal cols_c_U_n_7 : STD_LOGIC;
  signal cols_c_U_n_8 : STD_LOGIC;
  signal cols_c_U_n_9 : STD_LOGIC;
  signal cols_c_empty_n : STD_LOGIC;
  signal cols_c_full_n : STD_LOGIC;
  signal \cols_c_i_U/shiftReg_ce\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dout_c_dout : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal dout_c_empty_n : STD_LOGIC;
  signal dout_c_full_n : STD_LOGIC;
  signal grp_Mat2Axi_fu_60_ap_done : STD_LOGIC;
  signal i_V_reg_105_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln878_fu_116_p2 : STD_LOGIC;
  signal ldata_U_n_10 : STD_LOGIC;
  signal ldata_U_n_11 : STD_LOGIC;
  signal ldata_U_n_12 : STD_LOGIC;
  signal ldata_U_n_13 : STD_LOGIC;
  signal ldata_U_n_14 : STD_LOGIC;
  signal ldata_U_n_15 : STD_LOGIC;
  signal ldata_U_n_16 : STD_LOGIC;
  signal ldata_U_n_17 : STD_LOGIC;
  signal ldata_U_n_18 : STD_LOGIC;
  signal ldata_U_n_19 : STD_LOGIC;
  signal ldata_U_n_2 : STD_LOGIC;
  signal ldata_U_n_20 : STD_LOGIC;
  signal ldata_U_n_21 : STD_LOGIC;
  signal ldata_U_n_22 : STD_LOGIC;
  signal ldata_U_n_23 : STD_LOGIC;
  signal ldata_U_n_24 : STD_LOGIC;
  signal ldata_U_n_25 : STD_LOGIC;
  signal ldata_U_n_26 : STD_LOGIC;
  signal ldata_U_n_27 : STD_LOGIC;
  signal ldata_U_n_28 : STD_LOGIC;
  signal ldata_U_n_29 : STD_LOGIC;
  signal ldata_U_n_3 : STD_LOGIC;
  signal ldata_U_n_30 : STD_LOGIC;
  signal ldata_U_n_31 : STD_LOGIC;
  signal ldata_U_n_32 : STD_LOGIC;
  signal ldata_U_n_33 : STD_LOGIC;
  signal ldata_U_n_4 : STD_LOGIC;
  signal ldata_U_n_5 : STD_LOGIC;
  signal ldata_U_n_6 : STD_LOGIC;
  signal ldata_U_n_7 : STD_LOGIC;
  signal ldata_U_n_8 : STD_LOGIC;
  signal ldata_U_n_9 : STD_LOGIC;
  signal ldata_empty_n : STD_LOGIC;
  signal ldata_full_n : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_channel_U_n_10 : STD_LOGIC;
  signal p_channel_U_n_11 : STD_LOGIC;
  signal p_channel_U_n_12 : STD_LOGIC;
  signal p_channel_U_n_13 : STD_LOGIC;
  signal p_channel_U_n_14 : STD_LOGIC;
  signal p_channel_U_n_15 : STD_LOGIC;
  signal p_channel_U_n_16 : STD_LOGIC;
  signal p_channel_U_n_17 : STD_LOGIC;
  signal p_channel_U_n_18 : STD_LOGIC;
  signal p_channel_U_n_19 : STD_LOGIC;
  signal p_channel_U_n_2 : STD_LOGIC;
  signal p_channel_U_n_20 : STD_LOGIC;
  signal p_channel_U_n_3 : STD_LOGIC;
  signal p_channel_U_n_4 : STD_LOGIC;
  signal p_channel_U_n_5 : STD_LOGIC;
  signal p_channel_U_n_6 : STD_LOGIC;
  signal p_channel_U_n_7 : STD_LOGIC;
  signal p_channel_U_n_8 : STD_LOGIC;
  signal p_channel_U_n_9 : STD_LOGIC;
  signal rows_c12_U_n_10 : STD_LOGIC;
  signal rows_c12_U_n_11 : STD_LOGIC;
  signal rows_c12_U_n_12 : STD_LOGIC;
  signal rows_c12_U_n_13 : STD_LOGIC;
  signal rows_c12_U_n_14 : STD_LOGIC;
  signal rows_c12_U_n_15 : STD_LOGIC;
  signal rows_c12_U_n_16 : STD_LOGIC;
  signal rows_c12_U_n_17 : STD_LOGIC;
  signal rows_c12_U_n_18 : STD_LOGIC;
  signal rows_c12_U_n_19 : STD_LOGIC;
  signal rows_c12_U_n_2 : STD_LOGIC;
  signal rows_c12_U_n_20 : STD_LOGIC;
  signal rows_c12_U_n_21 : STD_LOGIC;
  signal rows_c12_U_n_22 : STD_LOGIC;
  signal rows_c12_U_n_23 : STD_LOGIC;
  signal rows_c12_U_n_24 : STD_LOGIC;
  signal rows_c12_U_n_25 : STD_LOGIC;
  signal rows_c12_U_n_3 : STD_LOGIC;
  signal rows_c12_U_n_4 : STD_LOGIC;
  signal rows_c12_U_n_5 : STD_LOGIC;
  signal rows_c12_U_n_6 : STD_LOGIC;
  signal rows_c12_U_n_7 : STD_LOGIC;
  signal rows_c12_U_n_8 : STD_LOGIC;
  signal rows_c12_U_n_9 : STD_LOGIC;
  signal rows_c12_empty_n : STD_LOGIC;
  signal rows_c12_full_n : STD_LOGIC;
  signal rows_c_U_n_10 : STD_LOGIC;
  signal rows_c_U_n_11 : STD_LOGIC;
  signal rows_c_U_n_12 : STD_LOGIC;
  signal rows_c_U_n_13 : STD_LOGIC;
  signal rows_c_U_n_14 : STD_LOGIC;
  signal rows_c_U_n_15 : STD_LOGIC;
  signal rows_c_U_n_16 : STD_LOGIC;
  signal rows_c_U_n_17 : STD_LOGIC;
  signal rows_c_U_n_18 : STD_LOGIC;
  signal rows_c_U_n_19 : STD_LOGIC;
  signal rows_c_U_n_2 : STD_LOGIC;
  signal rows_c_U_n_20 : STD_LOGIC;
  signal rows_c_U_n_21 : STD_LOGIC;
  signal rows_c_U_n_22 : STD_LOGIC;
  signal rows_c_U_n_23 : STD_LOGIC;
  signal rows_c_U_n_3 : STD_LOGIC;
  signal rows_c_U_n_4 : STD_LOGIC;
  signal rows_c_U_n_5 : STD_LOGIC;
  signal rows_c_U_n_6 : STD_LOGIC;
  signal rows_c_U_n_7 : STD_LOGIC;
  signal rows_c_U_n_8 : STD_LOGIC;
  signal rows_c_U_n_9 : STD_LOGIC;
  signal rows_c_empty_n : STD_LOGIC;
  signal rows_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal start_for_Mat2AxiStream_U0_full_n : STD_LOGIC;
  signal start_for_addrbound_U0_U_n_2 : STD_LOGIC;
  signal start_for_addrbound_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
begin
  \SRL_SIG_reg[0][8]\(70 downto 0) <= \^srl_sig_reg[0][8]\(70 downto 0);
  ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg <= \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\;
AxiStream2Axi_U0: entity work.base_threshold_accel_0_0_threshold_accel_AxiStream2Axi
     port map (
      AxiStream2Axi_U0_ap_start => AxiStream2Axi_U0_ap_start,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => AxiStream2Axi_U0_n_7,
      S(0) => axibound_V_U_n_20,
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[7]_0\ => AxiStream2Axi_U0_n_14,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => grp_Mat2Axi_fu_60_ap_start_reg_reg,
      ap_enable_reg_pp0_iter1_reg_0 => AxiStream2Axi_U0_n_1,
      ap_enable_reg_pp0_iter1_reg_1 => AxiStream2Axi_U0_n_21,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_done => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\,
      data_vld_reg => data_vld_reg,
      data_vld_reg_0 => data_vld_reg_0,
      dout_c_empty_n => dout_c_empty_n,
      empty_n_reg(1 downto 0) => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(1 downto 0),
      empty_n_reg_0 => empty_n_reg,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \gmem2_addr_reg_167_reg[61]_0\(61 downto 0) => \^srl_sig_reg[0][8]\(61 downto 0),
      grp_Mat2Axi_fu_60_ap_done => grp_Mat2Axi_fu_60_ap_done,
      \i_V_reg_105_reg[2]_0\(2 downto 0) => i_V_reg_105_reg(2 downto 0),
      icmp_ln1402_fu_152_p2_carry_0(5 downto 0) => \^srl_sig_reg[0][8]\(70 downto 65),
      icmp_ln878_fu_116_p2 => icmp_ln878_fu_116_p2,
      \icmp_ln878_reg_163_reg[0]_0\ => AxiStream2Axi_U0_n_2,
      \icmp_ln878_reg_163_reg[0]_1\ => \icmp_ln878_reg_163_reg[0]\,
      \icmp_ln878_reg_163_reg[0]_2\ => \icmp_ln878_reg_163_reg[0]_0\,
      img_out_c_empty_n => img_out_c_empty_n,
      internal_empty_n_reg => AxiStream2Axi_U0_n_15,
      internal_empty_n_reg_0 => AxiStream2Axi_U0_n_23,
      ldata_empty_n => ldata_empty_n,
      \out\(61 downto 0) => dout_c_dout(63 downto 2),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      p_11_in => p_11_in,
      push => push,
      shiftReg_ce => shiftReg_ce_1,
      \tmp_reg_182_reg[31]_0\(31 downto 0) => \tmp_reg_182_reg[31]\(31 downto 0),
      \tmp_reg_182_reg[31]_1\(31) => ldata_U_n_2,
      \tmp_reg_182_reg[31]_1\(30) => ldata_U_n_3,
      \tmp_reg_182_reg[31]_1\(29) => ldata_U_n_4,
      \tmp_reg_182_reg[31]_1\(28) => ldata_U_n_5,
      \tmp_reg_182_reg[31]_1\(27) => ldata_U_n_6,
      \tmp_reg_182_reg[31]_1\(26) => ldata_U_n_7,
      \tmp_reg_182_reg[31]_1\(25) => ldata_U_n_8,
      \tmp_reg_182_reg[31]_1\(24) => ldata_U_n_9,
      \tmp_reg_182_reg[31]_1\(23) => ldata_U_n_10,
      \tmp_reg_182_reg[31]_1\(22) => ldata_U_n_11,
      \tmp_reg_182_reg[31]_1\(21) => ldata_U_n_12,
      \tmp_reg_182_reg[31]_1\(20) => ldata_U_n_13,
      \tmp_reg_182_reg[31]_1\(19) => ldata_U_n_14,
      \tmp_reg_182_reg[31]_1\(18) => ldata_U_n_15,
      \tmp_reg_182_reg[31]_1\(17) => ldata_U_n_16,
      \tmp_reg_182_reg[31]_1\(16) => ldata_U_n_17,
      \tmp_reg_182_reg[31]_1\(15) => ldata_U_n_18,
      \tmp_reg_182_reg[31]_1\(14) => ldata_U_n_19,
      \tmp_reg_182_reg[31]_1\(13) => ldata_U_n_20,
      \tmp_reg_182_reg[31]_1\(12) => ldata_U_n_21,
      \tmp_reg_182_reg[31]_1\(11) => ldata_U_n_22,
      \tmp_reg_182_reg[31]_1\(10) => ldata_U_n_23,
      \tmp_reg_182_reg[31]_1\(9) => ldata_U_n_24,
      \tmp_reg_182_reg[31]_1\(8) => ldata_U_n_25,
      \tmp_reg_182_reg[31]_1\(7) => ldata_U_n_26,
      \tmp_reg_182_reg[31]_1\(6) => ldata_U_n_27,
      \tmp_reg_182_reg[31]_1\(5) => ldata_U_n_28,
      \tmp_reg_182_reg[31]_1\(4) => ldata_U_n_29,
      \tmp_reg_182_reg[31]_1\(3) => ldata_U_n_30,
      \tmp_reg_182_reg[31]_1\(2) => ldata_U_n_31,
      \tmp_reg_182_reg[31]_1\(1) => ldata_U_n_32,
      \tmp_reg_182_reg[31]_1\(0) => ldata_U_n_33,
      xfMat2Array_32_0_32_32_1_1_U0_ap_start => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
Mat2AxiStream_U0: entity work.base_threshold_accel_0_0_threshold_accel_Mat2AxiStream
     port map (
      D(31) => Mat2AxiStream_U0_n_3,
      D(30) => Mat2AxiStream_U0_n_4,
      D(29) => Mat2AxiStream_U0_n_5,
      D(28) => Mat2AxiStream_U0_n_6,
      D(27) => Mat2AxiStream_U0_n_7,
      D(26) => Mat2AxiStream_U0_n_8,
      D(25) => Mat2AxiStream_U0_n_9,
      D(24) => Mat2AxiStream_U0_n_10,
      D(23) => Mat2AxiStream_U0_n_11,
      D(22) => Mat2AxiStream_U0_n_12,
      D(21) => Mat2AxiStream_U0_n_13,
      D(20) => Mat2AxiStream_U0_n_14,
      D(19) => Mat2AxiStream_U0_n_15,
      D(18) => Mat2AxiStream_U0_n_16,
      D(17) => Mat2AxiStream_U0_n_17,
      D(16) => Mat2AxiStream_U0_n_18,
      D(15) => Mat2AxiStream_U0_n_19,
      D(14) => Mat2AxiStream_U0_n_20,
      D(13) => Mat2AxiStream_U0_n_21,
      D(12) => Mat2AxiStream_U0_n_22,
      D(11) => Mat2AxiStream_U0_n_23,
      D(10) => Mat2AxiStream_U0_n_24,
      D(9) => Mat2AxiStream_U0_n_25,
      D(8) => Mat2AxiStream_U0_n_26,
      D(7) => Mat2AxiStream_U0_n_27,
      D(6) => Mat2AxiStream_U0_n_28,
      D(5) => Mat2AxiStream_U0_n_29,
      D(4) => Mat2AxiStream_U0_n_30,
      D(3) => Mat2AxiStream_U0_n_31,
      D(2) => Mat2AxiStream_U0_n_32,
      D(1) => Mat2AxiStream_U0_n_33,
      D(0) => Mat2AxiStream_U0_n_34,
      E(0) => ap_enable_reg_pp0_iter2_reg(0),
      Mat2AxiStream_U0_ap_start => Mat2AxiStream_U0_ap_start,
      \SRL_SIG_reg[0][31]\(31) => rows_c12_U_n_4,
      \SRL_SIG_reg[0][31]\(30) => rows_c12_U_n_5,
      \SRL_SIG_reg[0][31]\(29) => rows_c12_U_n_6,
      \SRL_SIG_reg[0][31]\(28) => rows_c12_U_n_7,
      \SRL_SIG_reg[0][31]\(27) => rows_c12_U_n_8,
      \SRL_SIG_reg[0][31]\(26) => rows_c12_U_n_9,
      \SRL_SIG_reg[0][31]\(25) => rows_c12_U_n_10,
      \SRL_SIG_reg[0][31]\(24) => rows_c12_U_n_11,
      \SRL_SIG_reg[0][31]\(23) => rows_c12_U_n_12,
      \SRL_SIG_reg[0][31]\(22) => rows_c12_U_n_13,
      \SRL_SIG_reg[0][31]\(21) => rows_c12_U_n_14,
      \SRL_SIG_reg[0][31]\(20) => rows_c12_U_n_15,
      \SRL_SIG_reg[0][31]\(19) => rows_c12_U_n_16,
      \SRL_SIG_reg[0][31]\(18) => rows_c12_U_n_17,
      \SRL_SIG_reg[0][31]\(17) => rows_c12_U_n_18,
      \SRL_SIG_reg[0][31]\(16) => rows_c12_U_n_19,
      \SRL_SIG_reg[0][31]\(15) => rows_c12_U_n_20,
      \SRL_SIG_reg[0][31]\(14) => rows_c12_U_n_21,
      \SRL_SIG_reg[0][31]\(13) => rows_c12_U_n_22,
      \SRL_SIG_reg[0][31]\(12) => rows_c12_U_n_23,
      \SRL_SIG_reg[0][31]\(11) => rows_c12_U_n_24,
      \SRL_SIG_reg[0][31]\(10) => rows_c_U_n_2,
      \SRL_SIG_reg[0][31]\(9) => rows_c_U_n_3,
      \SRL_SIG_reg[0][31]\(8) => rows_c_U_n_4,
      \SRL_SIG_reg[0][31]\(7) => rows_c_U_n_5,
      \SRL_SIG_reg[0][31]\(6) => rows_c_U_n_6,
      \SRL_SIG_reg[0][31]\(5) => rows_c_U_n_7,
      \SRL_SIG_reg[0][31]\(4) => rows_c_U_n_8,
      \SRL_SIG_reg[0][31]\(3) => rows_c_U_n_9,
      \SRL_SIG_reg[0][31]\(2) => rows_c_U_n_10,
      \SRL_SIG_reg[0][31]\(1) => rows_c_U_n_11,
      \SRL_SIG_reg[0][31]\(0) => rows_c_U_n_12,
      \SRL_SIG_reg[0][31]_0\(31) => cols_c13_U_n_4,
      \SRL_SIG_reg[0][31]_0\(30) => cols_c13_U_n_5,
      \SRL_SIG_reg[0][31]_0\(29) => cols_c13_U_n_6,
      \SRL_SIG_reg[0][31]_0\(28) => cols_c13_U_n_7,
      \SRL_SIG_reg[0][31]_0\(27) => cols_c13_U_n_8,
      \SRL_SIG_reg[0][31]_0\(26) => cols_c13_U_n_9,
      \SRL_SIG_reg[0][31]_0\(25) => cols_c13_U_n_10,
      \SRL_SIG_reg[0][31]_0\(24) => cols_c13_U_n_11,
      \SRL_SIG_reg[0][31]_0\(23) => cols_c13_U_n_12,
      \SRL_SIG_reg[0][31]_0\(22) => cols_c13_U_n_13,
      \SRL_SIG_reg[0][31]_0\(21) => cols_c13_U_n_14,
      \SRL_SIG_reg[0][31]_0\(20) => cols_c13_U_n_15,
      \SRL_SIG_reg[0][31]_0\(19) => cols_c13_U_n_16,
      \SRL_SIG_reg[0][31]_0\(18) => cols_c13_U_n_17,
      \SRL_SIG_reg[0][31]_0\(17) => cols_c13_U_n_18,
      \SRL_SIG_reg[0][31]_0\(16) => cols_c13_U_n_19,
      \SRL_SIG_reg[0][31]_0\(15) => cols_c13_U_n_20,
      \SRL_SIG_reg[0][31]_0\(14) => cols_c13_U_n_21,
      \SRL_SIG_reg[0][31]_0\(13) => cols_c13_U_n_22,
      \SRL_SIG_reg[0][31]_0\(12) => cols_c13_U_n_23,
      \SRL_SIG_reg[0][31]_0\(11) => cols_c13_U_n_24,
      \SRL_SIG_reg[0][31]_0\(10) => cols_c_U_n_2,
      \SRL_SIG_reg[0][31]_0\(9) => cols_c_U_n_3,
      \SRL_SIG_reg[0][31]_0\(8) => cols_c_U_n_4,
      \SRL_SIG_reg[0][31]_0\(7) => cols_c_U_n_5,
      \SRL_SIG_reg[0][31]_0\(6) => cols_c_U_n_6,
      \SRL_SIG_reg[0][31]_0\(5) => cols_c_U_n_7,
      \SRL_SIG_reg[0][31]_0\(4) => cols_c_U_n_8,
      \SRL_SIG_reg[0][31]_0\(3) => cols_c_U_n_9,
      \SRL_SIG_reg[0][31]_0\(2) => cols_c_U_n_10,
      \SRL_SIG_reg[0][31]_0\(1) => cols_c_U_n_11,
      \SRL_SIG_reg[0][31]_0\(0) => cols_c_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c13_empty_n => cols_c13_empty_n,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      ldata_full_n => ldata_full_n,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\(0) => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(1),
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_0\,
      out_mat_data_empty_n => out_mat_data_empty_n,
      rows_c12_empty_n => rows_c12_empty_n,
      shiftReg_ce => \cols_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce,
      \tmp_V_reg_428_reg[7]\(7 downto 0) => \tmp_V_reg_428_reg[7]\(7 downto 0)
    );
Mat2Axi_Block_split35_proc_U0: entity work.base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg_0 => axibound_V_U_n_21,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \ap_return_preg_reg[0]_0\ => p_channel_U_n_12,
      \ap_return_preg_reg[1]_0\ => p_channel_U_n_13,
      \ap_return_preg_reg[2]_0\ => p_channel_U_n_14,
      \ap_return_preg_reg[3]_0\ => p_channel_U_n_15,
      \ap_return_preg_reg[4]_0\ => p_channel_U_n_16,
      \ap_return_preg_reg[5]_0\ => p_channel_U_n_17,
      \ap_return_preg_reg[6]_0\ => p_channel_U_n_18,
      \ap_return_preg_reg[7]_0\ => p_channel_U_n_19,
      \ap_return_preg_reg[8]_0\ => p_channel_U_n_11,
      \ap_return_preg_reg[8]_1\ => p_channel_U_n_20,
      ap_rst_n_inv => ap_rst_n_inv
    );
Mat2Axi_entry16_U0: entity work.base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16
     port map (
      E(0) => Mat2Axi_entry16_U0_n_1,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_done => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(0) => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(1),
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg => ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0 => \^ap_sync_reg_grp_mat2axi_fu_60_ap_ready_reg\,
      cols_c13_full_n => cols_c13_full_n,
      cols_c_full_n => cols_c_full_n,
      dout_c_full_n => dout_c_full_n,
      grp_Mat2Axi_fu_60_ap_done => grp_Mat2Axi_fu_60_ap_done,
      grp_Mat2Axi_fu_60_ap_start_reg => grp_Mat2Axi_fu_60_ap_start_reg,
      grp_Mat2Axi_fu_60_ap_start_reg_reg => grp_Mat2Axi_fu_60_ap_start_reg_reg,
      rows_c12_full_n => rows_c12_full_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => \cols_c_i_U/shiftReg_ce\,
      start_for_Mat2AxiStream_U0_full_n => start_for_Mat2AxiStream_U0_full_n,
      start_for_addrbound_U0_full_n => start_for_addrbound_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => rows_c12_U_n_25,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read
    );
addrbound_U0: entity work.base_threshold_accel_0_0_threshold_accel_addrbound
     port map (
      A(10) => rows_c_U_n_13,
      A(9) => rows_c_U_n_14,
      A(8) => rows_c_U_n_15,
      A(7) => rows_c_U_n_16,
      A(6) => rows_c_U_n_17,
      A(5) => rows_c_U_n_18,
      A(4) => rows_c_U_n_19,
      A(3) => rows_c_U_n_20,
      A(2) => rows_c_U_n_21,
      A(1) => rows_c_U_n_22,
      A(0) => rows_c_U_n_23,
      B(10) => cols_c_U_n_13,
      B(9) => cols_c_U_n_14,
      B(8) => cols_c_U_n_15,
      B(7) => cols_c_U_n_16,
      B(6) => cols_c_U_n_17,
      B(5) => cols_c_U_n_18,
      B(4) => cols_c_U_n_19,
      B(3) => cols_c_U_n_20,
      B(2) => cols_c_U_n_21,
      B(1) => cols_c_U_n_22,
      B(0) => cols_c_U_n_23,
      D(8 downto 0) => data(8 downto 0),
      E(0) => addrbound_U0_n_1,
      Q(0) => addrbound_U0_ap_ready,
      addrbound_U0_ap_continue => addrbound_U0_ap_continue,
      addrbound_U0_ap_start => addrbound_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_3,
      ap_done_reg_reg_0 => addrbound_U0_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_empty_n => cols_c_empty_n,
      internal_empty_n_reg => addrbound_U0_n_2,
      rows_c_empty_n => rows_c_empty_n,
      shiftReg_ce => shiftReg_ce_2,
      shiftReg_ce_0 => shiftReg_ce_1
    );
axibound_V_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x
     port map (
      AxiStream2Axi_U0_ap_start => AxiStream2Axi_U0_ap_start,
      D(8) => p_channel_U_n_2,
      D(7) => p_channel_U_n_3,
      D(6) => p_channel_U_n_4,
      D(5) => p_channel_U_n_5,
      D(4) => p_channel_U_n_6,
      D(3) => p_channel_U_n_7,
      D(2) => p_channel_U_n_8,
      D(1) => p_channel_U_n_9,
      D(0) => p_channel_U_n_10,
      Mat2Axi_Block_split35_proc_U0_ap_start => Mat2Axi_Block_split35_proc_U0_ap_start,
      Q(0) => ap_CS_fsm_state10,
      S(0) => axibound_V_U_n_20,
      \SRL_SIG_reg[0][8]\(8 downto 0) => \^srl_sig_reg[0][8]\(70 downto 62),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[72]\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p1_reg[72]_0\ => \data_p1_reg[72]_0\,
      \data_p2_reg[72]\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      gmem2_BVALID => gmem2_BVALID,
      icmp_ln1402_fu_152_p2_carry(2 downto 0) => i_V_reg_105_reg(2 downto 0),
      icmp_ln878_fu_116_p2 => icmp_ln878_fu_116_p2,
      internal_full_n_reg_0 => axibound_V_U_n_21,
      internal_full_n_reg_1 => AxiStream2Axi_U0_n_23,
      \mOutPtr_reg[0]_0\ => AxiStream2Axi_U0_n_2,
      \mOutPtr_reg[1]_0\ => AxiStream2Axi_U0_n_14
    );
cols_c13_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0
     port map (
      E(0) => Mat2Axi_entry16_U0_n_1,
      Q(1) => cols_c13_U_n_2,
      Q(0) => cols_c13_U_n_3,
      \SRL_SIG_reg[0][31]\(20) => cols_c13_U_n_4,
      \SRL_SIG_reg[0][31]\(19) => cols_c13_U_n_5,
      \SRL_SIG_reg[0][31]\(18) => cols_c13_U_n_6,
      \SRL_SIG_reg[0][31]\(17) => cols_c13_U_n_7,
      \SRL_SIG_reg[0][31]\(16) => cols_c13_U_n_8,
      \SRL_SIG_reg[0][31]\(15) => cols_c13_U_n_9,
      \SRL_SIG_reg[0][31]\(14) => cols_c13_U_n_10,
      \SRL_SIG_reg[0][31]\(13) => cols_c13_U_n_11,
      \SRL_SIG_reg[0][31]\(12) => cols_c13_U_n_12,
      \SRL_SIG_reg[0][31]\(11) => cols_c13_U_n_13,
      \SRL_SIG_reg[0][31]\(10) => cols_c13_U_n_14,
      \SRL_SIG_reg[0][31]\(9) => cols_c13_U_n_15,
      \SRL_SIG_reg[0][31]\(8) => cols_c13_U_n_16,
      \SRL_SIG_reg[0][31]\(7) => cols_c13_U_n_17,
      \SRL_SIG_reg[0][31]\(6) => cols_c13_U_n_18,
      \SRL_SIG_reg[0][31]\(5) => cols_c13_U_n_19,
      \SRL_SIG_reg[0][31]\(4) => cols_c13_U_n_20,
      \SRL_SIG_reg[0][31]\(3) => cols_c13_U_n_21,
      \SRL_SIG_reg[0][31]\(2) => cols_c13_U_n_22,
      \SRL_SIG_reg[0][31]\(1) => cols_c13_U_n_23,
      \SRL_SIG_reg[0][31]\(0) => cols_c13_U_n_24,
      \SRL_SIG_reg[0][31]_0\(20 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 11),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c13_empty_n => cols_c13_empty_n,
      cols_c13_full_n => cols_c13_full_n,
      shiftReg_ce => \cols_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce_1
    );
cols_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S
     port map (
      B(10) => cols_c_U_n_13,
      B(9) => cols_c_U_n_14,
      B(8) => cols_c_U_n_15,
      B(7) => cols_c_U_n_16,
      B(6) => cols_c_U_n_17,
      B(5) => cols_c_U_n_18,
      B(4) => cols_c_U_n_19,
      B(3) => cols_c_U_n_20,
      B(2) => cols_c_U_n_21,
      B(1) => cols_c_U_n_22,
      B(0) => cols_c_U_n_23,
      E(0) => addrbound_U0_n_1,
      Q(1) => cols_c13_U_n_2,
      Q(0) => cols_c13_U_n_3,
      \SRL_SIG_reg[0][10]\(10) => cols_c_U_n_2,
      \SRL_SIG_reg[0][10]\(9) => cols_c_U_n_3,
      \SRL_SIG_reg[0][10]\(8) => cols_c_U_n_4,
      \SRL_SIG_reg[0][10]\(7) => cols_c_U_n_5,
      \SRL_SIG_reg[0][10]\(6) => cols_c_U_n_6,
      \SRL_SIG_reg[0][10]\(5) => cols_c_U_n_7,
      \SRL_SIG_reg[0][10]\(4) => cols_c_U_n_8,
      \SRL_SIG_reg[0][10]\(3) => cols_c_U_n_9,
      \SRL_SIG_reg[0][10]\(2) => cols_c_U_n_10,
      \SRL_SIG_reg[0][10]\(1) => cols_c_U_n_11,
      \SRL_SIG_reg[0][10]\(0) => cols_c_U_n_12,
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][31]\(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_empty_n => cols_c_empty_n,
      cols_c_full_n => cols_c_full_n,
      internal_full_n_reg_0 => addrbound_U0_n_4,
      \mOutPtr_reg[1]_0\ => addrbound_U0_n_2,
      shiftReg_ce => shiftReg_ce_1
    );
dout_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x
     port map (
      AxiStream2Axi_U0_ap_start => AxiStream2Axi_U0_ap_start,
      Q(0) => AxiStream2Axi_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_c_empty_n => dout_c_empty_n,
      dout_c_full_n => dout_c_full_n,
      \gmem2_addr_reg_167_reg[61]\(61 downto 0) => \gmem2_addr_reg_167_reg[61]\(61 downto 0),
      \mOutPtr_reg[2]_0\ => AxiStream2Axi_U0_n_15,
      \out\(61 downto 0) => dout_c_dout(63 downto 2),
      shiftReg_ce => shiftReg_ce_1
    );
ldata_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6
     port map (
      D(31) => Mat2AxiStream_U0_n_3,
      D(30) => Mat2AxiStream_U0_n_4,
      D(29) => Mat2AxiStream_U0_n_5,
      D(28) => Mat2AxiStream_U0_n_6,
      D(27) => Mat2AxiStream_U0_n_7,
      D(26) => Mat2AxiStream_U0_n_8,
      D(25) => Mat2AxiStream_U0_n_9,
      D(24) => Mat2AxiStream_U0_n_10,
      D(23) => Mat2AxiStream_U0_n_11,
      D(22) => Mat2AxiStream_U0_n_12,
      D(21) => Mat2AxiStream_U0_n_13,
      D(20) => Mat2AxiStream_U0_n_14,
      D(19) => Mat2AxiStream_U0_n_15,
      D(18) => Mat2AxiStream_U0_n_16,
      D(17) => Mat2AxiStream_U0_n_17,
      D(16) => Mat2AxiStream_U0_n_18,
      D(15) => Mat2AxiStream_U0_n_19,
      D(14) => Mat2AxiStream_U0_n_20,
      D(13) => Mat2AxiStream_U0_n_21,
      D(12) => Mat2AxiStream_U0_n_22,
      D(11) => Mat2AxiStream_U0_n_23,
      D(10) => Mat2AxiStream_U0_n_24,
      D(9) => Mat2AxiStream_U0_n_25,
      D(8) => Mat2AxiStream_U0_n_26,
      D(7) => Mat2AxiStream_U0_n_27,
      D(6) => Mat2AxiStream_U0_n_28,
      D(5) => Mat2AxiStream_U0_n_29,
      D(4) => Mat2AxiStream_U0_n_30,
      D(3) => Mat2AxiStream_U0_n_31,
      D(2) => Mat2AxiStream_U0_n_32,
      D(1) => Mat2AxiStream_U0_n_33,
      D(0) => Mat2AxiStream_U0_n_34,
      \SRL_SIG_reg[0][31]\(31) => ldata_U_n_2,
      \SRL_SIG_reg[0][31]\(30) => ldata_U_n_3,
      \SRL_SIG_reg[0][31]\(29) => ldata_U_n_4,
      \SRL_SIG_reg[0][31]\(28) => ldata_U_n_5,
      \SRL_SIG_reg[0][31]\(27) => ldata_U_n_6,
      \SRL_SIG_reg[0][31]\(26) => ldata_U_n_7,
      \SRL_SIG_reg[0][31]\(25) => ldata_U_n_8,
      \SRL_SIG_reg[0][31]\(24) => ldata_U_n_9,
      \SRL_SIG_reg[0][31]\(23) => ldata_U_n_10,
      \SRL_SIG_reg[0][31]\(22) => ldata_U_n_11,
      \SRL_SIG_reg[0][31]\(21) => ldata_U_n_12,
      \SRL_SIG_reg[0][31]\(20) => ldata_U_n_13,
      \SRL_SIG_reg[0][31]\(19) => ldata_U_n_14,
      \SRL_SIG_reg[0][31]\(18) => ldata_U_n_15,
      \SRL_SIG_reg[0][31]\(17) => ldata_U_n_16,
      \SRL_SIG_reg[0][31]\(16) => ldata_U_n_17,
      \SRL_SIG_reg[0][31]\(15) => ldata_U_n_18,
      \SRL_SIG_reg[0][31]\(14) => ldata_U_n_19,
      \SRL_SIG_reg[0][31]\(13) => ldata_U_n_20,
      \SRL_SIG_reg[0][31]\(12) => ldata_U_n_21,
      \SRL_SIG_reg[0][31]\(11) => ldata_U_n_22,
      \SRL_SIG_reg[0][31]\(10) => ldata_U_n_23,
      \SRL_SIG_reg[0][31]\(9) => ldata_U_n_24,
      \SRL_SIG_reg[0][31]\(8) => ldata_U_n_25,
      \SRL_SIG_reg[0][31]\(7) => ldata_U_n_26,
      \SRL_SIG_reg[0][31]\(6) => ldata_U_n_27,
      \SRL_SIG_reg[0][31]\(5) => ldata_U_n_28,
      \SRL_SIG_reg[0][31]\(4) => ldata_U_n_29,
      \SRL_SIG_reg[0][31]\(3) => ldata_U_n_30,
      \SRL_SIG_reg[0][31]\(2) => ldata_U_n_31,
      \SRL_SIG_reg[0][31]\(1) => ldata_U_n_32,
      \SRL_SIG_reg[0][31]\(0) => ldata_U_n_33,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => AxiStream2Axi_U0_n_21,
      ldata_empty_n => ldata_empty_n,
      ldata_full_n => ldata_full_n,
      \mOutPtr_reg[1]_0\ => AxiStream2Axi_U0_n_1,
      p_11_in => p_11_in,
      shiftReg_ce => shiftReg_ce
    );
p_channel_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7
     port map (
      D(8) => p_channel_U_n_2,
      D(7) => p_channel_U_n_3,
      D(6) => p_channel_U_n_4,
      D(5) => p_channel_U_n_5,
      D(4) => p_channel_U_n_6,
      D(3) => p_channel_U_n_7,
      D(2) => p_channel_U_n_8,
      D(1) => p_channel_U_n_9,
      D(0) => p_channel_U_n_10,
      Mat2Axi_Block_split35_proc_U0_ap_start => Mat2Axi_Block_split35_proc_U0_ap_start,
      Q(0) => addrbound_U0_ap_ready,
      \SRL_SIG_reg[0][0]\ => p_channel_U_n_12,
      \SRL_SIG_reg[0][1]\ => p_channel_U_n_13,
      \SRL_SIG_reg[0][2]\ => p_channel_U_n_14,
      \SRL_SIG_reg[0][3]\ => p_channel_U_n_15,
      \SRL_SIG_reg[0][4]\ => p_channel_U_n_16,
      \SRL_SIG_reg[0][5]\ => p_channel_U_n_17,
      \SRL_SIG_reg[0][6]\ => p_channel_U_n_18,
      \SRL_SIG_reg[0][7]\ => p_channel_U_n_19,
      \SRL_SIG_reg[0][8]\ => p_channel_U_n_20,
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => data(8 downto 0),
      addrbound_U0_ap_continue => addrbound_U0_ap_continue,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_0 => ap_done_reg_3,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => p_channel_U_n_11,
      shiftReg_ce => shiftReg_ce_2
    );
rows_c12_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8
     port map (
      E(0) => Mat2Axi_entry16_U0_n_1,
      Q(1) => rows_c12_U_n_2,
      Q(0) => rows_c12_U_n_3,
      \SRL_SIG_reg[0][31]\(20) => rows_c12_U_n_4,
      \SRL_SIG_reg[0][31]\(19) => rows_c12_U_n_5,
      \SRL_SIG_reg[0][31]\(18) => rows_c12_U_n_6,
      \SRL_SIG_reg[0][31]\(17) => rows_c12_U_n_7,
      \SRL_SIG_reg[0][31]\(16) => rows_c12_U_n_8,
      \SRL_SIG_reg[0][31]\(15) => rows_c12_U_n_9,
      \SRL_SIG_reg[0][31]\(14) => rows_c12_U_n_10,
      \SRL_SIG_reg[0][31]\(13) => rows_c12_U_n_11,
      \SRL_SIG_reg[0][31]\(12) => rows_c12_U_n_12,
      \SRL_SIG_reg[0][31]\(11) => rows_c12_U_n_13,
      \SRL_SIG_reg[0][31]\(10) => rows_c12_U_n_14,
      \SRL_SIG_reg[0][31]\(9) => rows_c12_U_n_15,
      \SRL_SIG_reg[0][31]\(8) => rows_c12_U_n_16,
      \SRL_SIG_reg[0][31]\(7) => rows_c12_U_n_17,
      \SRL_SIG_reg[0][31]\(6) => rows_c12_U_n_18,
      \SRL_SIG_reg[0][31]\(5) => rows_c12_U_n_19,
      \SRL_SIG_reg[0][31]\(4) => rows_c12_U_n_20,
      \SRL_SIG_reg[0][31]\(3) => rows_c12_U_n_21,
      \SRL_SIG_reg[0][31]\(2) => rows_c12_U_n_22,
      \SRL_SIG_reg[0][31]\(1) => rows_c12_U_n_23,
      \SRL_SIG_reg[0][31]\(0) => rows_c12_U_n_24,
      \SRL_SIG_reg[0][31]_0\(20 downto 0) => Q(31 downto 11),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c13_full_n => cols_c13_full_n,
      cols_c_full_n => cols_c_full_n,
      dout_c_full_n => dout_c_full_n,
      grp_Mat2Axi_fu_60_ap_start_reg => grp_Mat2Axi_fu_60_ap_start_reg,
      grp_Mat2Axi_fu_60_ap_start_reg_reg => rows_c12_U_n_25,
      rows_c12_empty_n => rows_c12_empty_n,
      rows_c12_full_n => rows_c12_full_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce => \cols_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce_1,
      start_for_Mat2AxiStream_U0_full_n => start_for_Mat2AxiStream_U0_full_n,
      start_for_addrbound_U0_full_n => start_for_addrbound_U0_full_n,
      start_once_reg => start_once_reg
    );
rows_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9
     port map (
      A(10) => rows_c_U_n_13,
      A(9) => rows_c_U_n_14,
      A(8) => rows_c_U_n_15,
      A(7) => rows_c_U_n_16,
      A(6) => rows_c_U_n_17,
      A(5) => rows_c_U_n_18,
      A(4) => rows_c_U_n_19,
      A(3) => rows_c_U_n_20,
      A(2) => rows_c_U_n_21,
      A(1) => rows_c_U_n_22,
      A(0) => rows_c_U_n_23,
      E(0) => addrbound_U0_n_1,
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][10]\(10) => rows_c_U_n_2,
      \SRL_SIG_reg[0][10]\(9) => rows_c_U_n_3,
      \SRL_SIG_reg[0][10]\(8) => rows_c_U_n_4,
      \SRL_SIG_reg[0][10]\(7) => rows_c_U_n_5,
      \SRL_SIG_reg[0][10]\(6) => rows_c_U_n_6,
      \SRL_SIG_reg[0][10]\(5) => rows_c_U_n_7,
      \SRL_SIG_reg[0][10]\(4) => rows_c_U_n_8,
      \SRL_SIG_reg[0][10]\(3) => rows_c_U_n_9,
      \SRL_SIG_reg[0][10]\(2) => rows_c_U_n_10,
      \SRL_SIG_reg[0][10]\(1) => rows_c_U_n_11,
      \SRL_SIG_reg[0][10]\(0) => rows_c_U_n_12,
      \SRL_SIG_reg[0][10]_0\(1) => rows_c12_U_n_2,
      \SRL_SIG_reg[0][10]_0\(0) => rows_c12_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => addrbound_U0_n_4,
      \mOutPtr_reg[1]_0\ => addrbound_U0_n_2,
      rows_c_empty_n => rows_c_empty_n,
      rows_c_full_n => rows_c_full_n,
      shiftReg_ce => shiftReg_ce_1
    );
start_for_Mat2AxiStream_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0
     port map (
      Mat2AxiStream_U0_ap_start => Mat2AxiStream_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Mat2Axi_fu_60_ap_start_reg => grp_Mat2Axi_fu_60_ap_start_reg,
      \mOutPtr_reg[1]_0\ => start_for_addrbound_U0_U_n_2,
      shiftReg_ce => \cols_c_i_U/shiftReg_ce\,
      start_for_Mat2AxiStream_U0_full_n => start_for_Mat2AxiStream_U0_full_n,
      start_for_addrbound_U0_full_n => start_for_addrbound_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_addrbound_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0
     port map (
      Q(0) => addrbound_U0_ap_ready,
      addrbound_U0_ap_start => addrbound_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Mat2Axi_fu_60_ap_start_reg => grp_Mat2Axi_fu_60_ap_start_reg,
      internal_full_n_reg_0 => start_for_addrbound_U0_U_n_2,
      start_for_Mat2AxiStream_U0_full_n => start_for_Mat2AxiStream_U0_full_n,
      start_for_addrbound_U0_full_n => start_for_addrbound_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    data_vld_reg : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    \icmp_ln878_reg_163_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[72]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln878_reg_163_reg[0]_0\ : out STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_done : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 70 downto 0 );
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \tmp_reg_182_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    \data_p1_reg[72]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p1_reg[72]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \srcMat_rows_read_reg_79_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \srcMat_cols_read_reg_84_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_V_reg_428_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dstPtr_read_reg_74_reg[63]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_sync_reg_grp_Mat2Axi_fu_60_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0 : STD_LOGIC;
  signal dstPtr_read_reg_74 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal grp_Mat2Axi_fu_60_ap_start_reg : STD_LOGIC;
  signal grp_Mat2Axi_fu_60_n_92 : STD_LOGIC;
  signal grp_Mat2Axi_fu_60_n_96 : STD_LOGIC;
  signal grp_Mat2Axi_fu_60_n_97 : STD_LOGIC;
  signal srcMat_cols_read_reg_84 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal srcMat_rows_read_reg_79 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_60_n_96,
      Q => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      R => '0'
    );
ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_60_n_97,
      Q => ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0,
      R => '0'
    );
\dstPtr_read_reg_74_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(8),
      Q => dstPtr_read_reg_74(10),
      R => '0'
    );
\dstPtr_read_reg_74_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(9),
      Q => dstPtr_read_reg_74(11),
      R => '0'
    );
\dstPtr_read_reg_74_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(10),
      Q => dstPtr_read_reg_74(12),
      R => '0'
    );
\dstPtr_read_reg_74_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(11),
      Q => dstPtr_read_reg_74(13),
      R => '0'
    );
\dstPtr_read_reg_74_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(12),
      Q => dstPtr_read_reg_74(14),
      R => '0'
    );
\dstPtr_read_reg_74_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(13),
      Q => dstPtr_read_reg_74(15),
      R => '0'
    );
\dstPtr_read_reg_74_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(14),
      Q => dstPtr_read_reg_74(16),
      R => '0'
    );
\dstPtr_read_reg_74_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(15),
      Q => dstPtr_read_reg_74(17),
      R => '0'
    );
\dstPtr_read_reg_74_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(16),
      Q => dstPtr_read_reg_74(18),
      R => '0'
    );
\dstPtr_read_reg_74_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(17),
      Q => dstPtr_read_reg_74(19),
      R => '0'
    );
\dstPtr_read_reg_74_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(18),
      Q => dstPtr_read_reg_74(20),
      R => '0'
    );
\dstPtr_read_reg_74_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(19),
      Q => dstPtr_read_reg_74(21),
      R => '0'
    );
\dstPtr_read_reg_74_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(20),
      Q => dstPtr_read_reg_74(22),
      R => '0'
    );
\dstPtr_read_reg_74_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(21),
      Q => dstPtr_read_reg_74(23),
      R => '0'
    );
\dstPtr_read_reg_74_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(22),
      Q => dstPtr_read_reg_74(24),
      R => '0'
    );
\dstPtr_read_reg_74_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(23),
      Q => dstPtr_read_reg_74(25),
      R => '0'
    );
\dstPtr_read_reg_74_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(24),
      Q => dstPtr_read_reg_74(26),
      R => '0'
    );
\dstPtr_read_reg_74_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(25),
      Q => dstPtr_read_reg_74(27),
      R => '0'
    );
\dstPtr_read_reg_74_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(26),
      Q => dstPtr_read_reg_74(28),
      R => '0'
    );
\dstPtr_read_reg_74_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(27),
      Q => dstPtr_read_reg_74(29),
      R => '0'
    );
\dstPtr_read_reg_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(0),
      Q => dstPtr_read_reg_74(2),
      R => '0'
    );
\dstPtr_read_reg_74_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(28),
      Q => dstPtr_read_reg_74(30),
      R => '0'
    );
\dstPtr_read_reg_74_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(29),
      Q => dstPtr_read_reg_74(31),
      R => '0'
    );
\dstPtr_read_reg_74_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(30),
      Q => dstPtr_read_reg_74(32),
      R => '0'
    );
\dstPtr_read_reg_74_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(31),
      Q => dstPtr_read_reg_74(33),
      R => '0'
    );
\dstPtr_read_reg_74_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(32),
      Q => dstPtr_read_reg_74(34),
      R => '0'
    );
\dstPtr_read_reg_74_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(33),
      Q => dstPtr_read_reg_74(35),
      R => '0'
    );
\dstPtr_read_reg_74_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(34),
      Q => dstPtr_read_reg_74(36),
      R => '0'
    );
\dstPtr_read_reg_74_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(35),
      Q => dstPtr_read_reg_74(37),
      R => '0'
    );
\dstPtr_read_reg_74_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(36),
      Q => dstPtr_read_reg_74(38),
      R => '0'
    );
\dstPtr_read_reg_74_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(37),
      Q => dstPtr_read_reg_74(39),
      R => '0'
    );
\dstPtr_read_reg_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(1),
      Q => dstPtr_read_reg_74(3),
      R => '0'
    );
\dstPtr_read_reg_74_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(38),
      Q => dstPtr_read_reg_74(40),
      R => '0'
    );
\dstPtr_read_reg_74_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(39),
      Q => dstPtr_read_reg_74(41),
      R => '0'
    );
\dstPtr_read_reg_74_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(40),
      Q => dstPtr_read_reg_74(42),
      R => '0'
    );
\dstPtr_read_reg_74_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(41),
      Q => dstPtr_read_reg_74(43),
      R => '0'
    );
\dstPtr_read_reg_74_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(42),
      Q => dstPtr_read_reg_74(44),
      R => '0'
    );
\dstPtr_read_reg_74_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(43),
      Q => dstPtr_read_reg_74(45),
      R => '0'
    );
\dstPtr_read_reg_74_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(44),
      Q => dstPtr_read_reg_74(46),
      R => '0'
    );
\dstPtr_read_reg_74_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(45),
      Q => dstPtr_read_reg_74(47),
      R => '0'
    );
\dstPtr_read_reg_74_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(46),
      Q => dstPtr_read_reg_74(48),
      R => '0'
    );
\dstPtr_read_reg_74_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(47),
      Q => dstPtr_read_reg_74(49),
      R => '0'
    );
\dstPtr_read_reg_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(2),
      Q => dstPtr_read_reg_74(4),
      R => '0'
    );
\dstPtr_read_reg_74_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(48),
      Q => dstPtr_read_reg_74(50),
      R => '0'
    );
\dstPtr_read_reg_74_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(49),
      Q => dstPtr_read_reg_74(51),
      R => '0'
    );
\dstPtr_read_reg_74_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(50),
      Q => dstPtr_read_reg_74(52),
      R => '0'
    );
\dstPtr_read_reg_74_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(51),
      Q => dstPtr_read_reg_74(53),
      R => '0'
    );
\dstPtr_read_reg_74_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(52),
      Q => dstPtr_read_reg_74(54),
      R => '0'
    );
\dstPtr_read_reg_74_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(53),
      Q => dstPtr_read_reg_74(55),
      R => '0'
    );
\dstPtr_read_reg_74_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(54),
      Q => dstPtr_read_reg_74(56),
      R => '0'
    );
\dstPtr_read_reg_74_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(55),
      Q => dstPtr_read_reg_74(57),
      R => '0'
    );
\dstPtr_read_reg_74_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(56),
      Q => dstPtr_read_reg_74(58),
      R => '0'
    );
\dstPtr_read_reg_74_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(57),
      Q => dstPtr_read_reg_74(59),
      R => '0'
    );
\dstPtr_read_reg_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(3),
      Q => dstPtr_read_reg_74(5),
      R => '0'
    );
\dstPtr_read_reg_74_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(58),
      Q => dstPtr_read_reg_74(60),
      R => '0'
    );
\dstPtr_read_reg_74_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(59),
      Q => dstPtr_read_reg_74(61),
      R => '0'
    );
\dstPtr_read_reg_74_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(60),
      Q => dstPtr_read_reg_74(62),
      R => '0'
    );
\dstPtr_read_reg_74_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(61),
      Q => dstPtr_read_reg_74(63),
      R => '0'
    );
\dstPtr_read_reg_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(4),
      Q => dstPtr_read_reg_74(6),
      R => '0'
    );
\dstPtr_read_reg_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(5),
      Q => dstPtr_read_reg_74(7),
      R => '0'
    );
\dstPtr_read_reg_74_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(6),
      Q => dstPtr_read_reg_74(8),
      R => '0'
    );
\dstPtr_read_reg_74_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dstPtr_read_reg_74_reg[63]_0\(7),
      Q => dstPtr_read_reg_74(9),
      R => '0'
    );
grp_Mat2Axi_fu_60: entity work.base_threshold_accel_0_0_threshold_accel_Mat2Axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => srcMat_rows_read_reg_79(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => srcMat_cols_read_reg_84(31 downto 0),
      \SRL_SIG_reg[0][8]\(70 downto 0) => D(70 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[1]\ => grp_Mat2Axi_fu_60_n_92,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg(0) => ap_enable_reg_pp0_iter2_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => grp_Mat2Axi_fu_60_n_96,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_done => ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(1 downto 0) => \^q\(1 downto 0),
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0 => grp_Mat2Axi_fu_60_n_97,
      \data_p1_reg[72]\(8 downto 0) => \data_p1_reg[72]\(8 downto 0),
      \data_p1_reg[72]_0\ => \data_p1_reg[72]_0\,
      \data_p2_reg[72]\(8 downto 0) => \data_p2_reg[72]\(8 downto 0),
      data_vld_reg => data_vld_reg,
      data_vld_reg_0 => data_vld_reg_0,
      empty_n_reg => empty_n_reg,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \gmem2_addr_reg_167_reg[61]\(61 downto 0) => dstPtr_read_reg_74(63 downto 2),
      grp_Mat2Axi_fu_60_ap_start_reg => grp_Mat2Axi_fu_60_ap_start_reg,
      grp_Mat2Axi_fu_60_ap_start_reg_reg => ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0,
      \icmp_ln878_reg_163_reg[0]\ => \icmp_ln878_reg_163_reg[0]\,
      \icmp_ln878_reg_163_reg[0]_0\ => \icmp_ln878_reg_163_reg[0]_0\,
      img_out_c_empty_n => img_out_c_empty_n,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      push => push,
      \tmp_V_reg_428_reg[7]\(7 downto 0) => \tmp_V_reg_428_reg[7]\(7 downto 0),
      \tmp_reg_182_reg[31]\(31 downto 0) => \tmp_reg_182_reg[31]\(31 downto 0),
      xfMat2Array_32_0_32_32_1_1_U0_ap_start => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
grp_Mat2Axi_fu_60_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_60_n_92,
      Q => grp_Mat2Axi_fu_60_ap_start_reg,
      R => ap_rst_n_inv
    );
\srcMat_cols_read_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(0),
      Q => srcMat_cols_read_reg_84(0),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(10),
      Q => srcMat_cols_read_reg_84(10),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(11),
      Q => srcMat_cols_read_reg_84(11),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(12),
      Q => srcMat_cols_read_reg_84(12),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(13),
      Q => srcMat_cols_read_reg_84(13),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(14),
      Q => srcMat_cols_read_reg_84(14),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(15),
      Q => srcMat_cols_read_reg_84(15),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(16),
      Q => srcMat_cols_read_reg_84(16),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(17),
      Q => srcMat_cols_read_reg_84(17),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(18),
      Q => srcMat_cols_read_reg_84(18),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(19),
      Q => srcMat_cols_read_reg_84(19),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(1),
      Q => srcMat_cols_read_reg_84(1),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(20),
      Q => srcMat_cols_read_reg_84(20),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(21),
      Q => srcMat_cols_read_reg_84(21),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(22),
      Q => srcMat_cols_read_reg_84(22),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(23),
      Q => srcMat_cols_read_reg_84(23),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(24),
      Q => srcMat_cols_read_reg_84(24),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(25),
      Q => srcMat_cols_read_reg_84(25),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(26),
      Q => srcMat_cols_read_reg_84(26),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(27),
      Q => srcMat_cols_read_reg_84(27),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(28),
      Q => srcMat_cols_read_reg_84(28),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(29),
      Q => srcMat_cols_read_reg_84(29),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(2),
      Q => srcMat_cols_read_reg_84(2),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(30),
      Q => srcMat_cols_read_reg_84(30),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(31),
      Q => srcMat_cols_read_reg_84(31),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(3),
      Q => srcMat_cols_read_reg_84(3),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(4),
      Q => srcMat_cols_read_reg_84(4),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(5),
      Q => srcMat_cols_read_reg_84(5),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(6),
      Q => srcMat_cols_read_reg_84(6),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(7),
      Q => srcMat_cols_read_reg_84(7),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(8),
      Q => srcMat_cols_read_reg_84(8),
      R => '0'
    );
\srcMat_cols_read_reg_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_cols_read_reg_84_reg[31]_0\(9),
      Q => srcMat_cols_read_reg_84(9),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(0),
      Q => srcMat_rows_read_reg_79(0),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(10),
      Q => srcMat_rows_read_reg_79(10),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(11),
      Q => srcMat_rows_read_reg_79(11),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(12),
      Q => srcMat_rows_read_reg_79(12),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(13),
      Q => srcMat_rows_read_reg_79(13),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(14),
      Q => srcMat_rows_read_reg_79(14),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(15),
      Q => srcMat_rows_read_reg_79(15),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(16),
      Q => srcMat_rows_read_reg_79(16),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(17),
      Q => srcMat_rows_read_reg_79(17),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(18),
      Q => srcMat_rows_read_reg_79(18),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(19),
      Q => srcMat_rows_read_reg_79(19),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(1),
      Q => srcMat_rows_read_reg_79(1),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(20),
      Q => srcMat_rows_read_reg_79(20),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(21),
      Q => srcMat_rows_read_reg_79(21),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(22),
      Q => srcMat_rows_read_reg_79(22),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(23),
      Q => srcMat_rows_read_reg_79(23),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(24),
      Q => srcMat_rows_read_reg_79(24),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(25),
      Q => srcMat_rows_read_reg_79(25),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(26),
      Q => srcMat_rows_read_reg_79(26),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(27),
      Q => srcMat_rows_read_reg_79(27),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(28),
      Q => srcMat_rows_read_reg_79(28),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(29),
      Q => srcMat_rows_read_reg_79(29),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(2),
      Q => srcMat_rows_read_reg_79(2),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(30),
      Q => srcMat_rows_read_reg_79(30),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(31),
      Q => srcMat_rows_read_reg_79(31),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(3),
      Q => srcMat_rows_read_reg_79(3),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(4),
      Q => srcMat_rows_read_reg_79(4),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(5),
      Q => srcMat_rows_read_reg_79(5),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(6),
      Q => srcMat_rows_read_reg_79(6),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(7),
      Q => srcMat_rows_read_reg_79(7),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(8),
      Q => srcMat_rows_read_reg_79(8),
      R => '0'
    );
\srcMat_rows_read_reg_79_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \srcMat_rows_read_reg_79_reg[31]_0\(9),
      Q => srcMat_rows_read_reg_79(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0_threshold_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 64;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of base_threshold_accel_0_0_threshold_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of base_threshold_accel_0_0_threshold_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of base_threshold_accel_0_0_threshold_accel : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of base_threshold_accel_0_0_threshold_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : string;
  attribute C_M_AXI_GMEM2_PROT_VALUE of base_threshold_accel_0_0_threshold_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of base_threshold_accel_0_0_threshold_accel : entity is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of base_threshold_accel_0_0_threshold_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of base_threshold_accel_0_0_threshold_accel : entity is "yes";
end base_threshold_accel_0_0_threshold_accel;

architecture STRUCTURE of base_threshold_accel_0_0_threshold_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_ap_ready : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_in_mat_419_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_10 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_2 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_3 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_4 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_5 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_6 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_7 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_8 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_86 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_87 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_n_9 : STD_LOGIC;
  signal Array2xfMat_32_0_32_32_1_U0_srcPtr_read : STD_LOGIC;
  signal Block_split1_proc21_U0_n_1 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Threshold_0_0_32_32_1_U0_ap_start : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_maxval_read : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_10 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_4 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_7 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_9 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_2 : STD_LOGIC;
  signal ap_CS_fsm_state1_8 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_9 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal \bus_read/data_p2\ : STD_LOGIC_VECTOR ( 72 downto 64 );
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \bus_write/data_p2\ : STD_LOGIC_VECTOR ( 72 downto 64 );
  signal \bus_write/rs_wreq/load_p2\ : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_0 : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem1_RVALID : STD_LOGIC;
  signal gmem1_m_axi_U_n_13 : STD_LOGIC;
  signal gmem2_AWREADY : STD_LOGIC;
  signal gmem2_BVALID : STD_LOGIC;
  signal gmem2_WREADY : STD_LOGIC;
  signal gmem2_m_axi_U_n_23 : STD_LOGIC;
  signal gmem2_m_axi_U_n_4 : STD_LOGIC;
  signal grp_Mat2Axi_fu_60_out_mat_420_read : STD_LOGIC;
  signal i_V_reg_99 : STD_LOGIC;
  signal icmp_ln878_fu_139_p2 : STD_LOGIC;
  signal img_inp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal img_inp_c_dout : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal img_inp_c_empty_n : STD_LOGIC;
  signal img_inp_c_full_n : STD_LOGIC;
  signal img_out : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal img_out_c_U_n_10 : STD_LOGIC;
  signal img_out_c_U_n_11 : STD_LOGIC;
  signal img_out_c_U_n_12 : STD_LOGIC;
  signal img_out_c_U_n_13 : STD_LOGIC;
  signal img_out_c_U_n_3 : STD_LOGIC;
  signal img_out_c_U_n_6 : STD_LOGIC;
  signal img_out_c_U_n_7 : STD_LOGIC;
  signal img_out_c_U_n_8 : STD_LOGIC;
  signal img_out_c_U_n_9 : STD_LOGIC;
  signal img_out_c_dout : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal img_out_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c10_U_n_1 : STD_LOGIC;
  signal in_mat_cols_c10_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c10_empty_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_0 : STD_LOGIC;
  signal in_mat_data_U_n_1 : STD_LOGIC;
  signal in_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c9_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c9_full_n : STD_LOGIC;
  signal in_mat_rows_c_U_n_0 : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_3 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal mOutPtr110_out_7 : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maxval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_empty_n : STD_LOGIC;
  signal maxval_c_full_n : STD_LOGIC;
  signal maxval_read_reg_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_mat_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_mat_cols_c_empty_n : STD_LOGIC;
  signal out_mat_cols_c_full_n : STD_LOGIC;
  signal out_mat_data_U_n_0 : STD_LOGIC;
  signal out_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_mat_data_empty_n : STD_LOGIC;
  signal out_mat_data_full_n : STD_LOGIC;
  signal out_mat_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_mat_rows_c_empty_n : STD_LOGIC;
  signal out_mat_rows_c_full_n : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal start_for_Threshold_0_0_32_32_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal thresh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_empty_n : STD_LOGIC;
  signal thresh_c_full_n : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_ap_done : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_ap_start : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_10 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_11 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_12 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_13 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_14 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_15 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_16 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_4 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_5 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_6 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_7 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_8 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_9 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_92 : STD_LOGIC;
  signal xfMat2Array_32_0_32_32_1_1_U0_n_94 : STD_LOGIC;
begin
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const0>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const0>\;
  m_axi_gmem1_ARCACHE(0) <= \<const0>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const0>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const0>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const0>\;
  m_axi_gmem1_AWCACHE(0) <= \<const0>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const0>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_BREADY <= \<const0>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const0>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const0>\;
  m_axi_gmem2_ARCACHE(0) <= \<const0>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const0>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARUSER(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const0>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const0>\;
  m_axi_gmem2_AWCACHE(0) <= \<const0>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const0>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_AWUSER(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  m_axi_gmem2_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
Array2xfMat_32_0_32_32_1_U0: entity work.base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s
     port map (
      Array2xfMat_32_0_32_32_1_U0_ap_ready => Array2xfMat_32_0_32_32_1_U0_ap_ready,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      D(8) => Array2xfMat_32_0_32_32_1_U0_n_2,
      D(7) => Array2xfMat_32_0_32_32_1_U0_n_3,
      D(6) => Array2xfMat_32_0_32_32_1_U0_n_4,
      D(5) => Array2xfMat_32_0_32_32_1_U0_n_5,
      D(4) => Array2xfMat_32_0_32_32_1_U0_n_6,
      D(3) => Array2xfMat_32_0_32_32_1_U0_n_7,
      D(2) => Array2xfMat_32_0_32_32_1_U0_n_8,
      D(1) => Array2xfMat_32_0_32_32_1_U0_n_9,
      D(0) => Array2xfMat_32_0_32_32_1_U0_n_10,
      E(0) => \bus_read/rs_rreq/load_p2\,
      Q(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[0][8]\(70 downto 62) => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN(8 downto 0),
      \SRL_SIG_reg[0][8]\(61 downto 0) => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR(61 downto 0),
      \SRL_SIG_reg[1][0]\(0) => gmem1_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => Array2xfMat_32_0_32_32_1_U0_n_86,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Array2xfMat_32_0_32_32_1_U0_n_87,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0 => img_out_c_U_n_3,
      \data_p1_reg[72]\ => gmem1_m_axi_U_n_13,
      \data_p1_reg[72]_0\(8 downto 0) => \bus_read/data_p2\(72 downto 64),
      \dstMat_cols_read_reg_106_reg[31]_0\(31 downto 0) => in_mat_cols_c_dout(31 downto 0),
      \dstMat_rows_read_reg_101_reg[31]_0\(31 downto 0) => in_mat_rows_c_dout(31 downto 0),
      gmem1_ARREADY => gmem1_ARREADY,
      \gmem1_addr_read_reg_180_reg[31]\(31 downto 0) => gmem1_RDATA(31 downto 0),
      in_mat_data_full_n => in_mat_data_full_n,
      internal_full_n_reg(0) => shiftReg_ce,
      \localbuffer2_V_reg_1026_reg[7]\(7 downto 0) => Array2xfMat_32_0_32_32_1_U0_in_mat_419_din(7 downto 0),
      \srcPtr_read_reg_96_reg[63]_0\(61 downto 0) => img_inp_c_dout(63 downto 2)
    );
Block_split1_proc21_U0: entity work.base_threshold_accel_0_0_threshold_accel_Block_split1_proc21
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \mOutPtr_reg[1]\ => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Block_split1_proc21_U0_n_1,
      start_once_reg_reg_1 => control_s_axi_U_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Threshold_0_0_32_32_1_U0: entity work.base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s
     port map (
      CO(0) => icmp_ln878_fu_139_p2,
      D(15 downto 0) => in_mat_cols_c10_dout(15 downto 0),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1_2,
      SR(0) => i_V_reg_99,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \height_reg_182_reg[15]_0\(15 downto 0) => in_mat_rows_c9_dout(15 downto 0),
      \icmp_ln886_reg_205[0]_i_7_0\(7 downto 0) => \SRL_SIG_reg[1]_6\(7 downto 0),
      \icmp_ln886_reg_205[0]_i_7_1\(7 downto 0) => \SRL_SIG_reg[0]_5\(7 downto 0),
      \icmp_ln886_reg_205[0]_i_7_2\ => in_mat_data_U_n_0,
      \icmp_ln886_reg_205_reg[0]_0\ => Threshold_0_0_32_32_1_U0_n_10,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      internal_empty_n_reg => Threshold_0_0_32_32_1_U0_n_7,
      internal_empty_n_reg_0 => Threshold_0_0_32_32_1_U0_n_9,
      mOutPtr110_out => mOutPtr110_out_1,
      mOutPtr110_out_0 => mOutPtr110_out,
      \mOutPtr_reg[0]\ => Threshold_0_0_32_32_1_U0_n_4,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_1,
      \mOutPtr_reg[0]_1\ => Array2xfMat_32_0_32_32_1_U0_n_86,
      \mOutPtr_reg[2]\ => control_s_axi_U_n_0,
      \maxval_read_reg_172_reg[7]_0\(7 downto 0) => maxval_read_reg_172(7 downto 0),
      \maxval_read_reg_172_reg[7]_1\(7 downto 0) => maxval_c_dout(7 downto 0),
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      out_mat_data_full_n => out_mat_data_full_n,
      shiftReg_addr => shiftReg_addr,
      shiftReg_ce => shiftReg_ce_0,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_once_reg => start_once_reg
    );
ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Array2xfMat_32_0_32_32_1_U0_n_87,
      Q => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => img_out_c_U_n_13,
      Q => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0,
      R => '0'
    );
control_r_s_axi_U: entity work.base_threshold_accel_0_0_threshold_accel_control_r_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      img_inp(61 downto 0) => img_inp(63 downto 2),
      img_out(61 downto 0) => img_out(63 downto 2),
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(5 downto 0) => s_axi_control_r_AWADDR(5 downto 0),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
control_s_axi_U: entity work.base_threshold_accel_0_0_threshold_accel_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg => control_s_axi_U_n_0,
      ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0 => control_s_axi_U_n_2,
      cols(31 downto 0) => cols(31 downto 0),
      interrupt => interrupt,
      maxval(7 downto 0) => maxval(7 downto 0),
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0,
      start_once_reg_reg_0 => img_out_c_U_n_3,
      thresh(7 downto 0) => thresh(7 downto 0),
      xfMat2Array_32_0_32_32_1_1_U0_ap_done => xfMat2Array_32_0_32_32_1_1_U0_ap_done
    );
gmem1_m_axi_U: entity work.base_threshold_accel_0_0_threshold_accel_gmem1_m_axi
     port map (
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
      Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
      D(32) => m_axi_gmem1_RLAST,
      D(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2\,
      \FSM_sequential_state_reg[1]\ => gmem1_m_axi_U_n_13,
      Q(0) => gmem1_RVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem1_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      \data_p1_reg[31]\(31 downto 0) => gmem1_RDATA(31 downto 0),
      \data_p1_reg[72]\(8) => Array2xfMat_32_0_32_32_1_U0_n_2,
      \data_p1_reg[72]\(7) => Array2xfMat_32_0_32_32_1_U0_n_3,
      \data_p1_reg[72]\(6) => Array2xfMat_32_0_32_32_1_U0_n_4,
      \data_p1_reg[72]\(5) => Array2xfMat_32_0_32_32_1_U0_n_5,
      \data_p1_reg[72]\(4) => Array2xfMat_32_0_32_32_1_U0_n_6,
      \data_p1_reg[72]\(3) => Array2xfMat_32_0_32_32_1_U0_n_7,
      \data_p1_reg[72]\(2) => Array2xfMat_32_0_32_32_1_U0_n_8,
      \data_p1_reg[72]\(1) => Array2xfMat_32_0_32_32_1_U0_n_9,
      \data_p1_reg[72]\(0) => Array2xfMat_32_0_32_32_1_U0_n_10,
      \data_p2_reg[72]\(8 downto 0) => \bus_read/data_p2\(72 downto 64),
      \data_p2_reg[72]_0\(70 downto 62) => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN(8 downto 0),
      \data_p2_reg[72]_0\(61 downto 0) => Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR(61 downto 0),
      full_n_reg => m_axi_gmem1_RREADY,
      gmem1_ARREADY => gmem1_ARREADY,
      m_axi_gmem1_ARADDR(61 downto 0) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID
    );
gmem2_m_axi_U: entity work.base_threshold_accel_0_0_threshold_accel_gmem2_m_axi
     port map (
      D(70 downto 62) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN(8 downto 0),
      D(61 downto 0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR(61 downto 0),
      E(0) => \bus_write/rs_wreq/load_p2\,
      \FSM_sequential_state_reg[0]\ => gmem2_m_axi_U_n_23,
      Q(31 downto 0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA(31 downto 0),
      WEBWE(0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem2_awlen\(3 downto 0),
      \data_p1_reg[72]\(8) => xfMat2Array_32_0_32_32_1_1_U0_n_7,
      \data_p1_reg[72]\(7) => xfMat2Array_32_0_32_32_1_1_U0_n_8,
      \data_p1_reg[72]\(6) => xfMat2Array_32_0_32_32_1_1_U0_n_9,
      \data_p1_reg[72]\(5) => xfMat2Array_32_0_32_32_1_1_U0_n_10,
      \data_p1_reg[72]\(4) => xfMat2Array_32_0_32_32_1_1_U0_n_11,
      \data_p1_reg[72]\(3) => xfMat2Array_32_0_32_32_1_1_U0_n_12,
      \data_p1_reg[72]\(2) => xfMat2Array_32_0_32_32_1_1_U0_n_13,
      \data_p1_reg[72]\(1) => xfMat2Array_32_0_32_32_1_1_U0_n_14,
      \data_p1_reg[72]\(0) => xfMat2Array_32_0_32_32_1_1_U0_n_15,
      \data_p2_reg[72]\(8 downto 0) => \bus_write/data_p2\(72 downto 64),
      data_vld_reg => gmem2_m_axi_U_n_4,
      data_vld_reg_0 => xfMat2Array_32_0_32_32_1_1_U0_n_5,
      empty_n_reg => xfMat2Array_32_0_32_32_1_1_U0_n_16,
      full_n_reg => m_axi_gmem2_BREADY,
      full_n_reg_0 => m_axi_gmem2_RREADY,
      full_n_reg_1 => xfMat2Array_32_0_32_32_1_1_U0_n_4,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      m_axi_gmem2_AWADDR(61 downto 0) => \^m_axi_gmem2_awaddr\(63 downto 2),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      \pout_reg[2]\ => xfMat2Array_32_0_32_32_1_1_U0_n_6,
      push => \bus_write/buff_wdata/push\,
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
img_inp_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      \SRL_SIG_reg[1][2]\ => img_out_c_U_n_3,
      \SRL_SIG_reg[1][63]\(61 downto 0) => img_inp_c_dout(63 downto 2),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(61 downto 0) => img_inp(63 downto 2),
      img_inp_c_empty_n => img_inp_c_empty_n,
      img_inp_c_full_n => img_inp_c_full_n,
      internal_empty_n_reg_0 => img_out_c_U_n_8
    );
img_out_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0
     port map (
      Array2xfMat_32_0_32_32_1_U0_ap_ready => Array2xfMat_32_0_32_32_1_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg => img_out_c_U_n_13,
      ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0 => ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0,
      img_inp_c_full_n => img_inp_c_full_n,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(61 downto 0) => img_out(63 downto 2),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      internal_full_n_reg_0 => img_out_c_U_n_3,
      internal_full_n_reg_1 => img_out_c_U_n_6,
      internal_full_n_reg_2 => img_out_c_U_n_7,
      internal_full_n_reg_3 => img_out_c_U_n_8,
      internal_full_n_reg_4 => img_out_c_U_n_9,
      internal_full_n_reg_5 => img_out_c_U_n_10,
      internal_full_n_reg_6 => img_out_c_U_n_11,
      internal_full_n_reg_7 => img_out_c_U_n_12,
      mOutPtr110_out => mOutPtr110_out_4,
      mOutPtr110_out_0 => mOutPtr110_out_3,
      \mOutPtr_reg[0]_0\ => control_s_axi_U_n_0,
      maxval_c_full_n => maxval_c_full_n,
      \out\(61 downto 0) => img_out_c_dout(63 downto 2),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_cols_c_full_n => out_mat_cols_c_full_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      out_mat_rows_c_full_n => out_mat_rows_c_full_n,
      thresh_c_full_n => thresh_c_full_n,
      xfMat2Array_32_0_32_32_1_1_U0_ap_start => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read
    );
in_mat_cols_c10_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      D(15 downto 0) => in_mat_cols_c10_dout(15 downto 0),
      \SRL_SIG_reg[1][0]\ => in_mat_rows_c_U_n_0,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      img_inp_c_empty_n => img_inp_c_empty_n,
      in_mat_cols_c10_empty_n => in_mat_cols_c10_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      internal_full_n_reg_0 => in_mat_cols_c10_U_n_1
    );
in_mat_cols_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      \SRL_SIG_reg[1][0]\ => img_out_c_U_n_3,
      \SRL_SIG_reg[1][31]\(31 downto 0) => in_mat_cols_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => cols(31 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      internal_empty_n_reg_0 => img_out_c_U_n_7
    );
in_mat_data_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => Array2xfMat_32_0_32_32_1_U0_in_mat_419_din(7 downto 0),
      E(0) => shiftReg_ce,
      Q(7 downto 0) => \SRL_SIG_reg[1]_6\(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0]_5\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      mOutPtr110_out => mOutPtr110_out_1,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_1,
      \mOutPtr_reg[0]_1\ => Threshold_0_0_32_32_1_U0_n_4,
      \mOutPtr_reg[1]_0\ => in_mat_data_U_n_0,
      \mOutPtr_reg[1]_1\ => Threshold_0_0_32_32_1_U0_n_9,
      shiftReg_addr => shiftReg_addr
    );
in_mat_rows_c9_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      D(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state1_2,
      SR(0) => i_V_reg_99,
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_rows_c9_dout(15 downto 0),
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_cols_c10_empty_n => in_mat_cols_c10_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      internal_empty_n_reg_0 => in_mat_cols_c10_U_n_1,
      maxval_c_empty_n => maxval_c_empty_n,
      thresh_c_empty_n => thresh_c_empty_n
    );
in_mat_rows_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2
     port map (
      Array2xfMat_32_0_32_32_1_U0_srcPtr_read => Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
      Q(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[1][0]\ => img_out_c_U_n_3,
      \SRL_SIG_reg[1][31]\(31 downto 0) => in_mat_rows_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      \in\(31 downto 0) => rows(31 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      internal_empty_n_reg_0 => in_mat_rows_c_U_n_0,
      internal_empty_n_reg_1 => img_out_c_U_n_6
    );
maxval_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S
     port map (
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(7 downto 0) => maxval(7 downto 0),
      \mOutPtr_reg[0]_0\ => img_out_c_U_n_3,
      \mOutPtr_reg[2]_0\ => img_out_c_U_n_12,
      maxval_c_empty_n => maxval_c_empty_n,
      maxval_c_full_n => maxval_c_full_n,
      \out\(7 downto 0) => maxval_c_dout(7 downto 0)
    );
out_mat_cols_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => cols(31 downto 0),
      mOutPtr110_out => mOutPtr110_out_4,
      \mOutPtr_reg[0]_0\ => img_out_c_U_n_3,
      \mOutPtr_reg[2]_0\ => img_out_c_U_n_10,
      \out\(31 downto 0) => out_mat_cols_c_dout(31 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_cols_c_full_n => out_mat_cols_c_full_n,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read
    );
out_mat_data_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3
     port map (
      D(7 downto 0) => out_mat_data_dout(7 downto 0),
      E(0) => grp_Mat2Axi_fu_60_out_mat_420_read,
      Q(0) => ap_CS_fsm_state2_9,
      \SRL_SIG_reg[0][0]\ => Threshold_0_0_32_32_1_U0_n_10,
      \SRL_SIG_reg[0][7]\(7 downto 0) => maxval_read_reg_172(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xfMat2Array_32_0_32_32_1_1_U0_n_94,
      mOutPtr110_out => mOutPtr110_out_7,
      \mOutPtr_reg[0]_0\ => out_mat_data_U_n_0,
      \mOutPtr_reg[0]_1\ => xfMat2Array_32_0_32_32_1_1_U0_n_92,
      \mOutPtr_reg[1]_0\ => Threshold_0_0_32_32_1_U0_n_7,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_data_full_n => out_mat_data_full_n,
      shiftReg_ce => shiftReg_ce_0
    );
out_mat_rows_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows(31 downto 0),
      mOutPtr110_out => mOutPtr110_out_3,
      \mOutPtr_reg[0]_0\ => img_out_c_U_n_3,
      \mOutPtr_reg[2]_0\ => img_out_c_U_n_11,
      \out\(31 downto 0) => out_mat_rows_c_dout(31 downto 0),
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      out_mat_rows_c_full_n => out_mat_rows_c_full_n,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read
    );
start_for_Threshold_0_0_32_32_1_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0
     port map (
      CO(0) => icmp_ln878_fu_139_p2,
      Q(0) => ap_CS_fsm_state2,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[1]_0\ => Block_split1_proc21_U0_n_1,
      \mOutPtr_reg[2]_0\ => control_s_axi_U_n_0,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_xfMat2Array_32_0_32_32_1_1_U0_U: entity work.base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0
     port map (
      Q(0) => ap_CS_fsm_state1_2,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready => ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
      int_ap_idle_reg(0) => ap_CS_fsm_state1_8,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1,
      \mOutPtr_reg[0]_0\ => control_s_axi_U_n_0,
      start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n => start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2Array_32_0_32_32_1_1_U0_ap_done => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      xfMat2Array_32_0_32_32_1_1_U0_ap_start => xfMat2Array_32_0_32_32_1_1_U0_ap_start
    );
thresh_c_U: entity work.base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5
     port map (
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(7 downto 0) => thresh(7 downto 0),
      \mOutPtr_reg[0]_0\ => img_out_c_U_n_3,
      \mOutPtr_reg[2]_0\ => img_out_c_U_n_9,
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      thresh_c_empty_n => thresh_c_empty_n,
      thresh_c_full_n => thresh_c_full_n
    );
xfMat2Array_32_0_32_32_1_1_U0: entity work.base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s
     port map (
      D(70 downto 62) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN(8 downto 0),
      D(61 downto 0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR(61 downto 0),
      E(0) => \bus_write/rs_wreq/load_p2\,
      Q(1) => ap_CS_fsm_state2_9,
      Q(0) => ap_CS_fsm_state1_8,
      WEBWE(0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg(0) => grp_Mat2Axi_fu_60_out_mat_420_read,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[72]\(8 downto 0) => \bus_write/data_p2\(72 downto 64),
      \data_p1_reg[72]_0\ => gmem2_m_axi_U_n_23,
      \data_p2_reg[72]\(8) => xfMat2Array_32_0_32_32_1_1_U0_n_7,
      \data_p2_reg[72]\(7) => xfMat2Array_32_0_32_32_1_1_U0_n_8,
      \data_p2_reg[72]\(6) => xfMat2Array_32_0_32_32_1_1_U0_n_9,
      \data_p2_reg[72]\(5) => xfMat2Array_32_0_32_32_1_1_U0_n_10,
      \data_p2_reg[72]\(4) => xfMat2Array_32_0_32_32_1_1_U0_n_11,
      \data_p2_reg[72]\(3) => xfMat2Array_32_0_32_32_1_1_U0_n_12,
      \data_p2_reg[72]\(2) => xfMat2Array_32_0_32_32_1_1_U0_n_13,
      \data_p2_reg[72]\(1) => xfMat2Array_32_0_32_32_1_1_U0_n_14,
      \data_p2_reg[72]\(0) => xfMat2Array_32_0_32_32_1_1_U0_n_15,
      data_vld_reg => xfMat2Array_32_0_32_32_1_1_U0_n_4,
      data_vld_reg_0 => xfMat2Array_32_0_32_32_1_1_U0_n_5,
      \dstPtr_read_reg_74_reg[63]_0\(61 downto 0) => img_out_c_dout(63 downto 2),
      empty_n_reg => gmem2_m_axi_U_n_4,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \icmp_ln878_reg_163_reg[0]\ => xfMat2Array_32_0_32_32_1_1_U0_n_6,
      \icmp_ln878_reg_163_reg[0]_0\ => xfMat2Array_32_0_32_32_1_1_U0_n_16,
      img_out_c_empty_n => img_out_c_empty_n,
      internal_empty_n_reg => xfMat2Array_32_0_32_32_1_1_U0_n_92,
      internal_empty_n_reg_0 => xfMat2Array_32_0_32_32_1_1_U0_n_94,
      mOutPtr110_out => mOutPtr110_out_7,
      \mOutPtr_reg[0]\ => Threshold_0_0_32_32_1_U0_n_7,
      \mOutPtr_reg[0]_0\ => out_mat_data_U_n_0,
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      push => \bus_write/buff_wdata/push\,
      \srcMat_cols_read_reg_84_reg[31]_0\(31 downto 0) => out_mat_cols_c_dout(31 downto 0),
      \srcMat_rows_read_reg_79_reg[31]_0\(31 downto 0) => out_mat_rows_c_dout(31 downto 0),
      \tmp_V_reg_428_reg[7]\(7 downto 0) => out_mat_data_dout(7 downto 0),
      \tmp_reg_182_reg[31]\(31 downto 0) => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA(31 downto 0),
      xfMat2Array_32_0_32_32_1_1_U0_ap_done => xfMat2Array_32_0_32_32_1_1_U0_ap_done,
      xfMat2Array_32_0_32_32_1_1_U0_ap_start => xfMat2Array_32_0_32_32_1_1_U0_ap_start,
      xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read => xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
      xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID => xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_threshold_accel_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_threshold_accel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_threshold_accel_0_0 : entity is "design_1_threshold_accel_0_0,threshold_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of base_threshold_accel_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of base_threshold_accel_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of base_threshold_accel_0_0 : entity is "threshold_accel,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of base_threshold_accel_0_0 : entity is "yes";
end base_threshold_accel_0_0;

architecture STRUCTURE of base_threshold_accel_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : string;
  attribute C_M_AXI_GMEM2_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 2e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem2_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_RREADY : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_BREADY <= \<const1>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const1>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const1>\;
  m_axi_gmem2_ARCACHE(0) <= \<const1>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const1>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const1>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const1>\;
  m_axi_gmem2_AWCACHE(0) <= \<const1>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const1>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.base_threshold_accel_0_0_threshold_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem1_ARADDR(63 downto 2) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem1_ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWREADY => '0',
      m_axi_gmem1_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED,
      m_axi_gmem1_BRESP(1 downto 0) => B"00",
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => '0',
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED,
      m_axi_gmem1_WREADY => '0',
      m_axi_gmem1_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED,
      m_axi_gmem2_ARADDR(63 downto 0) => NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem2_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARID(0) => NLW_inst_m_axi_gmem2_ARID_UNCONNECTED(0),
      m_axi_gmem2_ARLEN(7 downto 0) => NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem2_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARREADY => '0',
      m_axi_gmem2_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARUSER(0) => NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED(0),
      m_axi_gmem2_ARVALID => NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED,
      m_axi_gmem2_AWADDR(63 downto 2) => \^m_axi_gmem2_awaddr\(63 downto 2),
      m_axi_gmem2_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWID(0) => NLW_inst_m_axi_gmem2_AWID_UNCONNECTED(0),
      m_axi_gmem2_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem2_AWLEN(3 downto 0) => \^m_axi_gmem2_awlen\(3 downto 0),
      m_axi_gmem2_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWUSER(0) => NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED(0),
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BID(0) => '0',
      m_axi_gmem2_BREADY => m_axi_gmem2_BREADY,
      m_axi_gmem2_BRESP(1 downto 0) => B"00",
      m_axi_gmem2_BUSER(0) => '0',
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_gmem2_RID(0) => '0',
      m_axi_gmem2_RLAST => '0',
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => B"00",
      m_axi_gmem2_RUSER(0) => '0',
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WID(0) => NLW_inst_m_axi_gmem2_WID_UNCONNECTED(0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      m_axi_gmem2_WUSER(0) => NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED(0),
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(5 downto 0) => s_axi_control_r_AWADDR(5 downto 0),
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
