{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574340533766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574340533766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 20:48:53 2019 " "Processing started: Thu Nov 21 20:48:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574340533766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574340533766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574340533766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574340534004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "D:/quartus II/e8/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574340534038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574340534038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "D:/quartus II/e8/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574340534040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574340534040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8_top " "Found entity 1: exp8_top" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574340534042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574340534042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp8_top.v(9) " "Verilog HDL Instantiation warning at exp8_top.v(9): instance has no name" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574340534042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp8_top.v(19) " "Verilog HDL Instantiation warning at exp8_top.v(19): instance has no name" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574340534042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp8_top " "Elaborating entity \"exp8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574340534063 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_1Hz exp8_top.v(13) " "Verilog HDL Always Construct warning at exp8_top.v(13): variable \"clk_1Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574340534064 "|exp8_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_10Hz exp8_top.v(14) " "Verilog HDL Always Construct warning at exp8_top.v(14): variable \"clk_10Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574340534064 "|exp8_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_100Hz exp8_top.v(15) " "Verilog HDL Always Construct warning at exp8_top.v(15): variable \"clk_100Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574340534064 "|exp8_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_1KHz exp8_top.v(16) " "Verilog HDL Always Construct warning at exp8_top.v(16): variable \"clk_1KHz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574340534064 "|exp8_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp7 exp7:comb_3 " "Elaborating entity \"exp7\" for hierarchy \"exp7:comb_3\"" {  } { { "exp8_top.v" "comb_3" { Text "D:/quartus II/e8/exp8_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574340534065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp8 exp8:comb_6 " "Elaborating entity \"exp8\" for hierarchy \"exp8:comb_6\"" {  } { { "exp8_top.v" "comb_6" { Text "D:/quartus II/e8/exp8_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574340534085 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "exp8_top.v" "" { Text "D:/quartus II/e8/exp8_top.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1574340534235 "|exp8_top|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1574340534235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574340534567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574340534781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574340534781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574340534829 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574340534829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574340534829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574340534829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574340534860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 20:48:54 2019 " "Processing ended: Thu Nov 21 20:48:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574340534860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574340534860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574340534860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574340534860 ""}
