#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* CS */
#define CS__0__MASK 0x01u
#define CS__0__PC CYREG_PRT0_PC0
#define CS__0__PORT 0u
#define CS__0__SHIFT 0
#define CS__AG CYREG_PRT0_AG
#define CS__AMUX CYREG_PRT0_AMUX
#define CS__BIE CYREG_PRT0_BIE
#define CS__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS__BYP CYREG_PRT0_BYP
#define CS__CTL CYREG_PRT0_CTL
#define CS__DM0 CYREG_PRT0_DM0
#define CS__DM1 CYREG_PRT0_DM1
#define CS__DM2 CYREG_PRT0_DM2
#define CS__DR CYREG_PRT0_DR
#define CS__INP_DIS CYREG_PRT0_INP_DIS
#define CS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT0_LCD_EN
#define CS__MASK 0x01u
#define CS__PORT 0u
#define CS__PRT CYREG_PRT0_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS__PS CYREG_PRT0_PS
#define CS__SHIFT 0
#define CS__SLW CYREG_PRT0_SLW

/* Rx */
#define Rx__0__MASK 0x10u
#define Rx__0__PC CYREG_PRT12_PC4
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 4
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__MASK 0x10u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 4
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT12_PC0
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 0
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx */
#define Tx__0__MASK 0x20u
#define Tx__0__PC CYREG_PRT12_PC5
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 5
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__MASK 0x20u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 5
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT12_PC1
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 1
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* SCL */
#define SCL__0__MASK 0x80u
#define SCL__0__PC CYREG_PRT0_PC7
#define SCL__0__PORT 0u
#define SCL__0__SHIFT 7
#define SCL__AG CYREG_PRT0_AG
#define SCL__AMUX CYREG_PRT0_AMUX
#define SCL__BIE CYREG_PRT0_BIE
#define SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCL__BYP CYREG_PRT0_BYP
#define SCL__CTL CYREG_PRT0_CTL
#define SCL__DM0 CYREG_PRT0_DM0
#define SCL__DM1 CYREG_PRT0_DM1
#define SCL__DM2 CYREG_PRT0_DM2
#define SCL__DR CYREG_PRT0_DR
#define SCL__INP_DIS CYREG_PRT0_INP_DIS
#define SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT0_LCD_EN
#define SCL__MASK 0x80u
#define SCL__PORT 0u
#define SCL__PRT CYREG_PRT0_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCL__PS CYREG_PRT0_PS
#define SCL__SHIFT 7
#define SCL__SLW CYREG_PRT0_SLW

/* SDA */
#define SDA__0__MASK 0x40u
#define SDA__0__PC CYREG_PRT0_PC6
#define SDA__0__PORT 0u
#define SDA__0__SHIFT 6
#define SDA__AG CYREG_PRT0_AG
#define SDA__AMUX CYREG_PRT0_AMUX
#define SDA__BIE CYREG_PRT0_BIE
#define SDA__BIT_MASK CYREG_PRT0_BIT_MASK
#define SDA__BYP CYREG_PRT0_BYP
#define SDA__CTL CYREG_PRT0_CTL
#define SDA__DM0 CYREG_PRT0_DM0
#define SDA__DM1 CYREG_PRT0_DM1
#define SDA__DM2 CYREG_PRT0_DM2
#define SDA__DR CYREG_PRT0_DR
#define SDA__INP_DIS CYREG_PRT0_INP_DIS
#define SDA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT0_LCD_EN
#define SDA__MASK 0x40u
#define SDA__PORT 0u
#define SDA__PRT CYREG_PRT0_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SDA__PS CYREG_PRT0_PS
#define SDA__SHIFT 6
#define SDA__SLW CYREG_PRT0_SLW

/* MISO */
#define MISO__0__MASK 0x02u
#define MISO__0__PC CYREG_PRT0_PC1
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 1
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x02u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 1
#define MISO__SLW CYREG_PRT0_SLW

/* MOSI */
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT0_PC3
#define MOSI__0__PORT 0u
#define MOSI__0__SHIFT 3
#define MOSI__AG CYREG_PRT0_AG
#define MOSI__AMUX CYREG_PRT0_AMUX
#define MOSI__BIE CYREG_PRT0_BIE
#define MOSI__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI__BYP CYREG_PRT0_BYP
#define MOSI__CTL CYREG_PRT0_CTL
#define MOSI__DM0 CYREG_PRT0_DM0
#define MOSI__DM1 CYREG_PRT0_DM1
#define MOSI__DM2 CYREG_PRT0_DM2
#define MOSI__DR CYREG_PRT0_DR
#define MOSI__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI__MASK 0x08u
#define MOSI__PORT 0u
#define MOSI__PRT CYREG_PRT0_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI__PS CYREG_PRT0_PS
#define MOSI__SHIFT 3
#define MOSI__SLW CYREG_PRT0_SLW

/* SCLK */
#define SCLK__0__MASK 0x04u
#define SCLK__0__PC CYREG_PRT0_PC2
#define SCLK__0__PORT 0u
#define SCLK__0__SHIFT 2
#define SCLK__AG CYREG_PRT0_AG
#define SCLK__AMUX CYREG_PRT0_AMUX
#define SCLK__BIE CYREG_PRT0_BIE
#define SCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK__BYP CYREG_PRT0_BYP
#define SCLK__CTL CYREG_PRT0_CTL
#define SCLK__DM0 CYREG_PRT0_DM0
#define SCLK__DM1 CYREG_PRT0_DM1
#define SCLK__DM2 CYREG_PRT0_DM2
#define SCLK__DR CYREG_PRT0_DR
#define SCLK__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK__MASK 0x04u
#define SCLK__PORT 0u
#define SCLK__PRT CYREG_PRT0_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK__PS CYREG_PRT0_PS
#define SCLK__SHIFT 2
#define SCLK__SLW CYREG_PRT0_SLW

/* RST_1 */
#define RST_1__0__MASK 0x20u
#define RST_1__0__PC CYREG_PRT2_PC5
#define RST_1__0__PORT 2u
#define RST_1__0__SHIFT 5
#define RST_1__AG CYREG_PRT2_AG
#define RST_1__AMUX CYREG_PRT2_AMUX
#define RST_1__BIE CYREG_PRT2_BIE
#define RST_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RST_1__BYP CYREG_PRT2_BYP
#define RST_1__CTL CYREG_PRT2_CTL
#define RST_1__DM0 CYREG_PRT2_DM0
#define RST_1__DM1 CYREG_PRT2_DM1
#define RST_1__DM2 CYREG_PRT2_DM2
#define RST_1__DR CYREG_PRT2_DR
#define RST_1__INP_DIS CYREG_PRT2_INP_DIS
#define RST_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RST_1__LCD_EN CYREG_PRT2_LCD_EN
#define RST_1__MASK 0x20u
#define RST_1__PORT 2u
#define RST_1__PRT CYREG_PRT2_PRT
#define RST_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RST_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RST_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RST_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RST_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RST_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RST_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RST_1__PS CYREG_PRT2_PS
#define RST_1__SHIFT 5
#define RST_1__SLW CYREG_PRT2_SLW

/* DATA_COM_BUART */
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define DATA_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DATA_COM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define DATA_COM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define DATA_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define DATA_COM_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define DATA_COM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define DATA_COM_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define DATA_COM_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define DATA_COM_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define DATA_COM_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define DATA_COM_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define DATA_COM_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define DATA_COM_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define DATA_COM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DATA_COM_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define DATA_COM_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define DATA_COM_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define DATA_COM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DATA_COM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define DATA_COM_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define DATA_COM_BUART_sRX_RxSts__3__MASK 0x08u
#define DATA_COM_BUART_sRX_RxSts__3__POS 3
#define DATA_COM_BUART_sRX_RxSts__4__MASK 0x10u
#define DATA_COM_BUART_sRX_RxSts__4__POS 4
#define DATA_COM_BUART_sRX_RxSts__5__MASK 0x20u
#define DATA_COM_BUART_sRX_RxSts__5__POS 5
#define DATA_COM_BUART_sRX_RxSts__MASK 0x38u
#define DATA_COM_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define DATA_COM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define DATA_COM_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB05_A0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB05_A1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB05_D0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB05_D1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB05_F0
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB05_F1
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define DATA_COM_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define DATA_COM_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define DATA_COM_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define DATA_COM_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define DATA_COM_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define DATA_COM_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define DATA_COM_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define DATA_COM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define DATA_COM_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define DATA_COM_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define DATA_COM_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define DATA_COM_BUART_sTX_TxSts__0__MASK 0x01u
#define DATA_COM_BUART_sTX_TxSts__0__POS 0
#define DATA_COM_BUART_sTX_TxSts__1__MASK 0x02u
#define DATA_COM_BUART_sTX_TxSts__1__POS 1
#define DATA_COM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define DATA_COM_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define DATA_COM_BUART_sTX_TxSts__2__MASK 0x04u
#define DATA_COM_BUART_sTX_TxSts__2__POS 2
#define DATA_COM_BUART_sTX_TxSts__3__MASK 0x08u
#define DATA_COM_BUART_sTX_TxSts__3__POS 3
#define DATA_COM_BUART_sTX_TxSts__MASK 0x0Fu
#define DATA_COM_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define DATA_COM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define DATA_COM_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST

/* DATA_COM_IntClock */
#define DATA_COM_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define DATA_COM_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define DATA_COM_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define DATA_COM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DATA_COM_IntClock__INDEX 0x03u
#define DATA_COM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DATA_COM_IntClock__PM_ACT_MSK 0x08u
#define DATA_COM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DATA_COM_IntClock__PM_STBY_MSK 0x08u

/* CONFIG_COM_BUART */
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CONFIG_COM_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define CONFIG_COM_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define CONFIG_COM_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define CONFIG_COM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CONFIG_COM_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define CONFIG_COM_BUART_sRX_RxSts__3__MASK 0x08u
#define CONFIG_COM_BUART_sRX_RxSts__3__POS 3
#define CONFIG_COM_BUART_sRX_RxSts__4__MASK 0x10u
#define CONFIG_COM_BUART_sRX_RxSts__4__POS 4
#define CONFIG_COM_BUART_sRX_RxSts__5__MASK 0x20u
#define CONFIG_COM_BUART_sRX_RxSts__5__POS 5
#define CONFIG_COM_BUART_sRX_RxSts__MASK 0x38u
#define CONFIG_COM_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define CONFIG_COM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CONFIG_COM_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define CONFIG_COM_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define CONFIG_COM_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define CONFIG_COM_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define CONFIG_COM_BUART_sTX_TxSts__0__MASK 0x01u
#define CONFIG_COM_BUART_sTX_TxSts__0__POS 0
#define CONFIG_COM_BUART_sTX_TxSts__1__MASK 0x02u
#define CONFIG_COM_BUART_sTX_TxSts__1__POS 1
#define CONFIG_COM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define CONFIG_COM_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define CONFIG_COM_BUART_sTX_TxSts__2__MASK 0x04u
#define CONFIG_COM_BUART_sTX_TxSts__2__POS 2
#define CONFIG_COM_BUART_sTX_TxSts__3__MASK 0x08u
#define CONFIG_COM_BUART_sTX_TxSts__3__POS 3
#define CONFIG_COM_BUART_sTX_TxSts__MASK 0x0Fu
#define CONFIG_COM_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define CONFIG_COM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define CONFIG_COM_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* CONFIG_COM_IntClock */
#define CONFIG_COM_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define CONFIG_COM_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define CONFIG_COM_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define CONFIG_COM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CONFIG_COM_IntClock__INDEX 0x02u
#define CONFIG_COM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CONFIG_COM_IntClock__PM_ACT_MSK 0x04u
#define CONFIG_COM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CONFIG_COM_IntClock__PM_STBY_MSK 0x04u

/* HMC5883L_I2C_bI2C_UDB */
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB01_A0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB01_A1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB01_D0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB01_D1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB01_F0
#define HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB01_F1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB00_A0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB00_A1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB00_D0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB00_D1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB00_F0
#define HMC5883L_I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB00_F1
#define HMC5883L_I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define HMC5883L_I2C_bI2C_UDB_StsReg__0__POS 0
#define HMC5883L_I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define HMC5883L_I2C_bI2C_UDB_StsReg__1__POS 1
#define HMC5883L_I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define HMC5883L_I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define HMC5883L_I2C_bI2C_UDB_StsReg__2__MASK 0x04u
#define HMC5883L_I2C_bI2C_UDB_StsReg__2__POS 2
#define HMC5883L_I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define HMC5883L_I2C_bI2C_UDB_StsReg__3__POS 3
#define HMC5883L_I2C_bI2C_UDB_StsReg__4__MASK 0x10u
#define HMC5883L_I2C_bI2C_UDB_StsReg__4__POS 4
#define HMC5883L_I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define HMC5883L_I2C_bI2C_UDB_StsReg__5__POS 5
#define HMC5883L_I2C_bI2C_UDB_StsReg__MASK 0x3Fu
#define HMC5883L_I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB04_MSK
#define HMC5883L_I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define HMC5883L_I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB04_ST
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK

/* HMC5883L_I2C_I2C_IRQ */
#define HMC5883L_I2C_I2C_IRQ__ES2_PATCH 0u
#define HMC5883L_I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define HMC5883L_I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define HMC5883L_I2C_I2C_IRQ__INTC_MASK 0x01u
#define HMC5883L_I2C_I2C_IRQ__INTC_NUMBER 0u
#define HMC5883L_I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define HMC5883L_I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define HMC5883L_I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define HMC5883L_I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define HMC5883L_I2C_I2C_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* HMC5883L_I2C_IntClock */
#define HMC5883L_I2C_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define HMC5883L_I2C_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define HMC5883L_I2C_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define HMC5883L_I2C_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define HMC5883L_I2C_IntClock__INDEX 0x00u
#define HMC5883L_I2C_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HMC5883L_I2C_IntClock__PM_ACT_MSK 0x01u
#define HMC5883L_I2C_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HMC5883L_I2C_IntClock__PM_STBY_MSK 0x01u

/* LIS331HH_SPI_BSPIM */
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define LIS331HH_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define LIS331HH_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define LIS331HH_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define LIS331HH_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define LIS331HH_SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define LIS331HH_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define LIS331HH_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LIS331HH_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define LIS331HH_SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define LIS331HH_SPI_BSPIM_RxStsReg__4__POS 4
#define LIS331HH_SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define LIS331HH_SPI_BSPIM_RxStsReg__5__POS 5
#define LIS331HH_SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define LIS331HH_SPI_BSPIM_RxStsReg__6__POS 6
#define LIS331HH_SPI_BSPIM_RxStsReg__MASK 0x70u
#define LIS331HH_SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define LIS331HH_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LIS331HH_SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define LIS331HH_SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define LIS331HH_SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define LIS331HH_SPI_BSPIM_TxStsReg__0__POS 0
#define LIS331HH_SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define LIS331HH_SPI_BSPIM_TxStsReg__1__POS 1
#define LIS331HH_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define LIS331HH_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define LIS331HH_SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define LIS331HH_SPI_BSPIM_TxStsReg__2__POS 2
#define LIS331HH_SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define LIS331HH_SPI_BSPIM_TxStsReg__3__POS 3
#define LIS331HH_SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define LIS331HH_SPI_BSPIM_TxStsReg__4__POS 4
#define LIS331HH_SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define LIS331HH_SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define LIS331HH_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define LIS331HH_SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB06_ST

/* LIS331HH_SPI_IntClock */
#define LIS331HH_SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LIS331HH_SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LIS331HH_SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LIS331HH_SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LIS331HH_SPI_IntClock__INDEX 0x01u
#define LIS331HH_SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LIS331HH_SPI_IntClock__PM_ACT_MSK 0x02u
#define LIS331HH_SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LIS331HH_SPI_IntClock__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
