Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  9 16:51:06 2023
| Host         : CSE-P07-2168-48 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           21 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             167 |           44 |
| Yes          | No                    | No                     |              56 |           19 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |              28 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                          | B1/EDGEDET/AR[0]           |                1 |              1 |         1.00 |
|  CD/CLK        |                          |                            |                1 |              2 |         2.00 |
|  LR/CD/CLK     |                          |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | b2b/bcd_data[27]_i_2_n_0 | b2b/bcd_data[27]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | b2b/bcd_data[23]_i_2_n_0 | b2b/bcd_data[23]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | b2b/bcd_data[19]_i_2_n_0 | b2b/bcd_data[19]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | b2b/bcd_data[35]_i_2_n_0 | b2b/bcd_data[35]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | b2b/counter              |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | b2b/bcd_data[31]_i_2_n_0 | b2b/bcd_data[31]_i_1_n_0   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | CU/en                    | B1/EDGEDET/AR[0]           |                1 |              5 |         5.00 |
|  B1/CD/clkOut  |                          |                            |                3 |              7 |         2.33 |
|  B3/CD/clkOut  |                          |                            |                2 |              7 |         3.50 |
|  B2/CD/clkOut  |                          |                            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | B1/EDGEDET/AR[0]         |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | B1/EDGEDET/E[0]          |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | B1/EDGEDET/E[0]          | M/multiplier/Q[15]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                          | CU/load0                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                          |                            |               12 |             15 |         1.25 |
|  clk_IBUF_BUFG | b2b/bcd_data[15]_i_1_n_0 |                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | b2b/BCD[19]_i_1_n_0      |                            |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG |                          | B1/CD/counterMod/clk_out   |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                          | LR/CD/counterMod/clk_out   |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                          | CD/counterMod/clk_out      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                          | B2/CD/counterMod/clk_out   |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                          | B3/CD/counterMod/clk_out   |                8 |             31 |         3.88 |
+----------------+--------------------------+----------------------------+------------------+----------------+--------------+


