Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 20:44:24 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zose_wrapper_timing_summary_routed.rpt -rpx zose_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zose_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: zose_i/clocker_0/inst/out_bclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 139 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.678     -173.708                     64                  211        0.053        0.000                      0                  211        3.000        0.000                       0                   147  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk_100_zose_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_zose_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_100_zose_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0    {0.000 40.690}     81.379          12.288          
  clkfbout_zose_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100_zose_clk_wiz_0_0_1          3.254        0.000                      0                  168        0.191        0.000                      0                  168        4.500        0.000                       0                   103  
  clk_12288_zose_clk_wiz_0_0_1       78.838        0.000                      0                   11        0.170        0.000                      0                   11       40.190        0.000                       0                    40  
  clkfbout_zose_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_zose_clk_wiz_0_0            3.253        0.000                      0                  168        0.191        0.000                      0                  168        4.500        0.000                       0                   103  
  clk_12288_zose_clk_wiz_0_0         78.835        0.000                      0                   11        0.170        0.000                      0                   11       40.190        0.000                       0                    40  
  clkfbout_zose_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288_zose_clk_wiz_0_0_1  clk_100_zose_clk_wiz_0_0_1         -2.212      -62.897                     32                   32        0.059        0.000                      0                   32  
clk_100_zose_clk_wiz_0_0      clk_100_zose_clk_wiz_0_0_1          3.253        0.000                      0                  168        0.110        0.000                      0                  168  
clk_12288_zose_clk_wiz_0_0    clk_100_zose_clk_wiz_0_0_1         -2.215      -63.007                     32                   32        0.056        0.000                      0                   32  
clk_100_zose_clk_wiz_0_0_1    clk_12288_zose_clk_wiz_0_0_1       -3.674     -110.591                     32                   32        0.157        0.000                      0                   32  
clk_100_zose_clk_wiz_0_0      clk_12288_zose_clk_wiz_0_0_1       -3.674     -110.591                     32                   32        0.157        0.000                      0                   32  
clk_12288_zose_clk_wiz_0_0    clk_12288_zose_clk_wiz_0_0_1       78.835        0.000                      0                   11        0.053        0.000                      0                   11  
clk_100_zose_clk_wiz_0_0_1    clk_100_zose_clk_wiz_0_0            3.253        0.000                      0                  168        0.110        0.000                      0                  168  
clk_12288_zose_clk_wiz_0_0_1  clk_100_zose_clk_wiz_0_0           -2.212      -62.897                     32                   32        0.059        0.000                      0                   32  
clk_12288_zose_clk_wiz_0_0    clk_100_zose_clk_wiz_0_0           -2.215      -63.007                     32                   32        0.056        0.000                      0                   32  
clk_100_zose_clk_wiz_0_0_1    clk_12288_zose_clk_wiz_0_0         -3.678     -110.701                     32                   32        0.153        0.000                      0                   32  
clk_12288_zose_clk_wiz_0_0_1  clk_12288_zose_clk_wiz_0_0         78.835        0.000                      0                   11        0.053        0.000                      0                   11  
clk_100_zose_clk_wiz_0_0      clk_12288_zose_clk_wiz_0_0         -3.678     -110.701                     32                   32        0.153        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.472ns (38.302%)  route 3.982ns (61.698%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.772 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.768     5.540    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.080     9.035    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.241     8.794    zose_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.355ns (37.305%)  route 3.958ns (62.695%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.744     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_4
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.578     9.061    
                         clock uncertainty           -0.080     8.981    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)       -0.246     8.735    zose_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.396ns (37.951%)  route 3.917ns (62.049%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.703     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_5
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.080     9.034    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.235     8.799    zose_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.480ns (40.199%)  route 3.689ns (59.801%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.475     5.255    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_6
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.080     8.982    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.249     8.733    zose_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.363ns (39.399%)  route 3.635ns (60.601%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.420     5.084    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_6
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.080     9.006    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.206     8.800    zose_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.150ns (36.236%)  route 3.783ns (63.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.569     5.019    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.080     9.035    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.264     8.771    zose_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.376ns (40.064%)  route 3.554ns (59.936%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.340     5.016    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_7
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437     8.485    zose_i/triangle_sampler_0/inst/clock
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.564     9.049    
                         clock uncertainty           -0.080     8.969    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)       -0.199     8.770    zose_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.279ns (38.472%)  route 3.645ns (61.528%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.431     5.010    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_5
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.080     9.006    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.203     8.803    zose_i/triangle_sampler_0/inst/audio_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.102ns (35.952%)  route 3.745ns (64.048%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.292     3.343    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.332     3.675 r  zose_i/triangle_sampler_0/inst/audio_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.675    zose_i/triangle_sampler_0/inst/audio_data[3]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.051 r  zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.270 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.663     4.933    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.080     8.982    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.230     8.752    zose_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.085ns (35.543%)  route 3.781ns (64.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.385 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.567     4.952    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_5
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.080     9.034    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)       -0.244     8.790    zose_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.139    -0.306    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zose_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zose_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.121    -0.452    zose_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.207%)  route 0.157ns (45.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.157    -0.261    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.421    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.334    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091    -0.495    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.623%)  route 0.319ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X3Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/Q
                         net (fo=1, routed)           0.319    -0.098    zose_i/sinus_sampler_0/inst/i[2]
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.874    -0.781    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.507    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.324    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.044    -0.201 r  zose_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.201    zose_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131    -0.427    zose_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.891%)  route 0.182ns (49.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.263    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[9]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.048    -0.215 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.131    -0.442    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.587    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.136    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.495    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  zose_i/driver_output_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    zose_i/driver_output_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/driver_output_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.591    -0.556    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.208    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.048    -0.160 r  zose_i/sinus_sampler_0/inst/freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    zose_i/sinus_sampler_0/inst/freq_counter_0[1]
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.861    -0.793    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.133    -0.407    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.162    -0.256    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y89      zose_i/driver_output_0/inst/out_pdata_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y90      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y91      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y93      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88      zose_i/square_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y94      zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y94      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y90     zose_i/driver_output_0/inst/out_pdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y90     zose_i/driver_output_0/inst/out_pdata_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y89     zose_i/driver_output_0/inst/out_pdata_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y89     zose_i/driver_output_0/inst/out_pdata_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y88      zose_i/driver_output_0/inst/out_pdata_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.990    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         79.990    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.990    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         79.990    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.990    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         79.990    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.990    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         79.990    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.990    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         79.990    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             79.490ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.718ns (39.736%)  route 1.089ns (60.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.299     0.960 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.960    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.450    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         80.450    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 79.490    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.746ns (40.656%)  route 1.089ns (59.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.327     0.988 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000     0.988    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.494    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         80.494    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.657ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.446%)  route 0.897ns (55.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.897     0.469    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.299     0.768 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000     0.768    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.580    80.510    
                         clock uncertainty           -0.114    80.397    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    80.426    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                         80.426    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 79.657    

Slack (MET) :             79.717ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.746ns (45.959%)  route 0.877ns (54.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.877     0.449    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.327     0.776 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.494    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         80.494    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 79.717    

Slack (MET) :             80.016ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.289%)  route 0.701ns (54.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.701     0.310    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.124     0.434 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000     0.434    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.114    80.419    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.450    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         80.450    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 80.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.330    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.285    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.546    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091    -0.455    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.043    -0.179 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.452    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.694%)  route 0.199ns (51.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.048    -0.171 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.452    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.177 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.174 r  zose_i/clocker_0/inst/bclk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/clocker_0/inst/bclk_divider[1]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.468    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.271%)  route 0.265ns (58.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.153    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000    -0.108    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.379      79.224     BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X7Y90      zose_i/switcher_0/inst/out_L_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X6Y91      zose_i/switcher_0/inst/out_L_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X6Y91      zose_i/switcher_0/inst/out_L_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_L_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_L_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0_1
  To Clock:  clkfbout_zose_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.472ns (38.302%)  route 3.982ns (61.698%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.772 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.768     5.540    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.241     8.793    zose_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.355ns (37.305%)  route 3.958ns (62.695%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.744     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_4
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.578     9.061    
                         clock uncertainty           -0.081     8.980    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)       -0.246     8.734    zose_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.396ns (37.951%)  route 3.917ns (62.049%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.703     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_5
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.235     8.798    zose_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.480ns (40.199%)  route 3.689ns (59.801%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.475     5.255    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_6
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.249     8.732    zose_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.363ns (39.399%)  route 3.635ns (60.601%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.420     5.084    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_6
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.206     8.799    zose_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.150ns (36.236%)  route 3.783ns (63.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.569     5.019    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.264     8.770    zose_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.376ns (40.064%)  route 3.554ns (59.936%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.340     5.016    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_7
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437     8.485    zose_i/triangle_sampler_0/inst/clock
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.564     9.049    
                         clock uncertainty           -0.081     8.968    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)       -0.199     8.769    zose_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.279ns (38.472%)  route 3.645ns (61.528%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.431     5.010    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_5
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.203     8.802    zose_i/triangle_sampler_0/inst/audio_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.102ns (35.952%)  route 3.745ns (64.048%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.292     3.343    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.332     3.675 r  zose_i/triangle_sampler_0/inst/audio_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.675    zose_i/triangle_sampler_0/inst/audio_data[3]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.051 r  zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.270 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.663     4.933    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.230     8.751    zose_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.085ns (35.543%)  route 3.781ns (64.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.385 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.567     4.952    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_5
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)       -0.244     8.789    zose_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.139    -0.306    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zose_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zose_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.121    -0.452    zose_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.207%)  route 0.157ns (45.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.157    -0.261    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.421    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.334    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091    -0.495    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.623%)  route 0.319ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X3Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/Q
                         net (fo=1, routed)           0.319    -0.098    zose_i/sinus_sampler_0/inst/i[2]
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.874    -0.781    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.507    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.324    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.044    -0.201 r  zose_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.201    zose_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131    -0.427    zose_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.891%)  route 0.182ns (49.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.263    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[9]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.048    -0.215 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.131    -0.442    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.587    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.136    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.495    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  zose_i/driver_output_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    zose_i/driver_output_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/driver_output_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.591    -0.556    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.208    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.048    -0.160 r  zose_i/sinus_sampler_0/inst/freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    zose_i/sinus_sampler_0/inst/freq_counter_0[1]
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.861    -0.793    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.133    -0.407    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.162    -0.256    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y89      zose_i/driver_output_0/inst/out_pdata_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y90      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y91      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y93      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88      zose_i/square_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y94      zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y94      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y90     zose_i/driver_output_0/inst/out_pdata_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y90     zose_i/driver_output_0/inst/out_pdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y90     zose_i/driver_output_0/inst/out_pdata_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y89     zose_i/driver_output_0/inst/out_pdata_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y89     zose_i/driver_output_0/inst/out_pdata_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y88      zose_i/driver_output_0/inst/out_pdata_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             79.486ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.718ns (39.736%)  route 1.089ns (60.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.299     0.960 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.960    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 79.486    

Slack (MET) :             79.502ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.746ns (40.656%)  route 1.089ns (59.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.327     0.988 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000     0.988    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 79.502    

Slack (MET) :             79.654ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.446%)  route 0.897ns (55.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.897     0.469    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.299     0.768 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000     0.768    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.580    80.510    
                         clock uncertainty           -0.117    80.393    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    80.422    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                         80.422    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 79.654    

Slack (MET) :             79.714ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.746ns (45.959%)  route 0.877ns (54.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.877     0.449    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.327     0.776 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 79.714    

Slack (MET) :             80.013ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.289%)  route 0.701ns (54.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.701     0.310    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.124     0.434 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000     0.434    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 80.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.330    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.285    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.546    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091    -0.455    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.043    -0.179 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.452    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.694%)  route 0.199ns (51.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.048    -0.171 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.452    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.177 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.174 r  zose_i/clocker_0/inst/bclk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/clocker_0/inst/bclk_divider[1]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.468    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.271%)  route 0.265ns (58.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.153    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000    -0.108    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.467    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.577    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.379      79.224     BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X7Y90      zose_i/switcher_0/inst/out_L_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X6Y91      zose_i/switcher_0/inst/out_L_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X6Y91      zose_i/switcher_0/inst/out_L_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_L_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_L_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_L_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y90      zose_i/switcher_0/inst/out_R_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y89      zose_i/switcher_0/inst/out_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y92      zose_i/clocker_0/inst/bclk_divider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0
  To Clock:  clkfbout_zose_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.212ns,  Total Violation      -62.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.238ns  (logic 0.613ns (27.386%)  route 1.625ns (72.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[10]/Q
                         net (fo=1, routed)           1.625   570.823    zose_i/driver_output_0/inst/in_data_r[10]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.157   570.980 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000   570.980    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.118   568.768    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                        568.768    
                         arrival time                        -570.980    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.078ns  (logic 0.718ns (34.547%)  route 1.360ns (65.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           1.360   570.521    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.299   570.820 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000   570.820    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.681    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                        568.681    
                         arrival time                        -570.820    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.074ns  (logic 0.774ns (37.316%)  route 1.300ns (62.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           1.300   570.520    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.296   570.816 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000   570.816    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029   568.680    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                        568.680    
                         arrival time                        -570.816    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.270%)  route 1.547ns (72.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 568.552 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456   569.264 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           1.547   570.811    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124   570.935 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000   570.935    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.504   568.552    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.399   568.951    
                         clock uncertainty           -0.234   568.718    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.081   568.799    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                        568.799    
                         arrival time                        -570.935    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.120ns  (logic 0.716ns (33.773%)  route 1.404ns (66.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_R_reg[11]/Q
                         net (fo=1, routed)           1.404   570.564    zose_i/driver_output_0/inst/in_data_r[11]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.297   570.861 r  zose_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000   570.861    zose_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.077   568.727    zose_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                        568.727    
                         arrival time                        -570.861    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.998%)  route 1.492ns (72.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 568.807 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.619   568.807    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456   569.263 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           1.492   570.755    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124   570.879 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000   570.879    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.234   568.716    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.032   568.748    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                        568.748    
                         arrival time                        -570.879    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.609%)  route 1.389ns (68.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518   569.326 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           1.389   570.715    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124   570.839 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000   570.839    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.234   568.716    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.029   568.745    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                        568.745    
                         arrival time                        -570.839    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.029ns  (logic 0.776ns (38.238%)  route 1.253ns (61.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           1.253   570.474    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.298   570.772 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000   570.772    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.031   568.682    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                        568.682    
                         arrival time                        -570.772    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.681%)  route 1.442ns (71.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           1.442   570.639    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.124   570.763 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000   570.763    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.681    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                        568.681    
                         arrival time                        -570.763    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.879%)  route 1.372ns (68.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518   569.260 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           1.372   570.632    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124   570.756 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000   570.756    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032   568.683    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                        568.683    
                         arrival time                        -570.756    
  -------------------------------------------------------------------
                         slack                                 -2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.246ns (35.074%)  route 0.455ns (64.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.455     0.017    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.115 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.115    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.030%)  route 0.465ns (68.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_R_reg[6]/Q
                         net (fo=1, routed)           0.465     0.069    zose_i/driver_output_0/inst/in_data_r[6]
    SLICE_X11Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.114 r  zose_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.114    zose_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.091     0.055    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.642%)  route 0.496ns (70.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           0.496     0.101    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     0.146 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.146    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     0.083    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.337%)  route 0.520ns (73.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           0.520     0.074    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.119 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.119    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.323%)  route 0.521ns (73.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           0.521     0.102    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.147 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.147    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.858    -0.797    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.234    -0.009    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     0.083    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.261%)  route 0.522ns (73.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.522     0.104    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.149 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.149    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     0.084    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.786%)  route 0.461ns (65.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           0.461     0.023    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.121 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.121    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091     0.055    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.210%)  route 0.524ns (73.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_L_reg[8]/Q
                         net (fo=1, routed)           0.524     0.078    zose_i/driver_output_0/inst/in_data_l[8]
    SLICE_X11Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.123 r  zose_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.958%)  route 0.483ns (68.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.483     0.024    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.099     0.123 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.319%)  route 0.504ns (70.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           0.504     0.082    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.127 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.127    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.057    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.472ns (38.302%)  route 3.982ns (61.698%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.772 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.768     5.540    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.241     8.793    zose_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.355ns (37.305%)  route 3.958ns (62.695%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.744     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_4
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.578     9.061    
                         clock uncertainty           -0.081     8.980    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)       -0.246     8.734    zose_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.396ns (37.951%)  route 3.917ns (62.049%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.703     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_5
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.235     8.798    zose_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.480ns (40.199%)  route 3.689ns (59.801%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.475     5.255    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_6
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.249     8.732    zose_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.363ns (39.399%)  route 3.635ns (60.601%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.420     5.084    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_6
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.206     8.799    zose_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.150ns (36.236%)  route 3.783ns (63.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.569     5.019    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.264     8.770    zose_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.376ns (40.064%)  route 3.554ns (59.936%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.340     5.016    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_7
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437     8.485    zose_i/triangle_sampler_0/inst/clock
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.564     9.049    
                         clock uncertainty           -0.081     8.968    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)       -0.199     8.769    zose_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.279ns (38.472%)  route 3.645ns (61.528%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.431     5.010    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_5
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.203     8.802    zose_i/triangle_sampler_0/inst/audio_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.102ns (35.952%)  route 3.745ns (64.048%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.292     3.343    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.332     3.675 r  zose_i/triangle_sampler_0/inst/audio_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.675    zose_i/triangle_sampler_0/inst/audio_data[3]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.051 r  zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.270 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.663     4.933    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.230     8.751    zose_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.085ns (35.543%)  route 3.781ns (64.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.385 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.567     4.952    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_5
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)       -0.244     8.789    zose_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.139    -0.306    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zose_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zose_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.081    -0.492    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.121    -0.371    zose_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.207%)  route 0.157ns (45.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.157    -0.261    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.340    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.334    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.081    -0.505    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091    -0.414    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.623%)  route 0.319ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X3Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/Q
                         net (fo=1, routed)           0.319    -0.098    zose_i/sinus_sampler_0/inst/i[2]
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.874    -0.781    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.507    
                         clock uncertainty            0.081    -0.425    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.242    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.044    -0.201 r  zose_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.201    zose_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131    -0.346    zose_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.891%)  route 0.182ns (49.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.263    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[9]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.048    -0.215 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.081    -0.492    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.131    -0.361    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.587    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.136    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.081    -0.506    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.414    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  zose_i/driver_output_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    zose_i/driver_output_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.356    zose_i/driver_output_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.591    -0.556    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.208    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.048    -0.160 r  zose_i/sinus_sampler_0/inst/freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    zose_i/sinus_sampler_0/inst/freq_counter_0[1]
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.861    -0.793    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.081    -0.459    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.133    -0.326    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.162    -0.256    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.081    -0.478    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092    -0.386    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.215ns,  Total Violation      -63.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.238ns  (logic 0.613ns (27.386%)  route 1.625ns (72.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[10]/Q
                         net (fo=1, routed)           1.625   570.823    zose_i/driver_output_0/inst/in_data_r[10]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.157   570.980 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000   570.980    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.118   568.764    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                        568.764    
                         arrival time                        -570.980    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.078ns  (logic 0.718ns (34.547%)  route 1.360ns (65.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           1.360   570.521    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.299   570.820 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000   570.820    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.677    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                        568.677    
                         arrival time                        -570.820    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.074ns  (logic 0.774ns (37.316%)  route 1.300ns (62.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           1.300   570.520    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.296   570.816 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000   570.816    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029   568.676    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                        568.676    
                         arrival time                        -570.816    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.270%)  route 1.547ns (72.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 568.552 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456   569.264 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           1.547   570.811    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124   570.935 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000   570.935    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.504   568.552    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.399   568.951    
                         clock uncertainty           -0.237   568.714    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.081   568.795    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                        568.795    
                         arrival time                        -570.935    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.120ns  (logic 0.716ns (33.773%)  route 1.404ns (66.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_R_reg[11]/Q
                         net (fo=1, routed)           1.404   570.564    zose_i/driver_output_0/inst/in_data_r[11]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.297   570.861 r  zose_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000   570.861    zose_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.077   568.723    zose_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                        568.723    
                         arrival time                        -570.861    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.998%)  route 1.492ns (72.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 568.807 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.619   568.807    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456   569.263 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           1.492   570.755    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124   570.879 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000   570.879    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.237   568.712    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.032   568.744    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                        568.744    
                         arrival time                        -570.879    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.609%)  route 1.389ns (68.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518   569.326 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           1.389   570.715    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124   570.839 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000   570.839    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.237   568.712    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.029   568.741    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                        568.741    
                         arrival time                        -570.839    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.029ns  (logic 0.776ns (38.238%)  route 1.253ns (61.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           1.253   570.474    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.298   570.772 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000   570.772    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.031   568.678    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                        568.678    
                         arrival time                        -570.772    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.086ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.681%)  route 1.442ns (71.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           1.442   570.639    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.124   570.763 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000   570.763    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.677    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                        568.677    
                         arrival time                        -570.763    
  -------------------------------------------------------------------
                         slack                                 -2.086    

Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0_1 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.879%)  route 1.372ns (68.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518   569.260 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           1.372   570.632    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124   570.756 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000   570.756    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032   568.679    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                        568.679    
                         arrival time                        -570.756    
  -------------------------------------------------------------------
                         slack                                 -2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.246ns (35.074%)  route 0.455ns (64.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.455     0.017    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.115 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.115    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.030%)  route 0.465ns (68.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_R_reg[6]/Q
                         net (fo=1, routed)           0.465     0.069    zose_i/driver_output_0/inst/in_data_r[6]
    SLICE_X11Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.114 r  zose_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.114    zose_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.091     0.058    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.642%)  route 0.496ns (70.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           0.496     0.101    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     0.146 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.146    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     0.086    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.337%)  route 0.520ns (73.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           0.520     0.074    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.119 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.119    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.323%)  route 0.521ns (73.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           0.521     0.102    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.147 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.147    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.858    -0.797    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.237    -0.006    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     0.086    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.261%)  route 0.522ns (73.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.522     0.104    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.149 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.149    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     0.087    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.786%)  route 0.461ns (65.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           0.461     0.023    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.121 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.121    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091     0.058    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.210%)  route 0.524ns (73.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_L_reg[8]/Q
                         net (fo=1, routed)           0.524     0.078    zose_i/driver_output_0/inst/in_data_l[8]
    SLICE_X11Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.123 r  zose_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.958%)  route 0.483ns (68.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.483     0.024    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.099     0.123 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.319%)  route 0.504ns (70.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           0.504     0.082    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.127 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.127    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.060    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -3.674ns,  Total Violation     -110.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.682ns  (logic 2.578ns (70.009%)  route 1.104ns (29.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[14]
                         net (fo=2, routed)           1.104  1792.689    zose_i/switcher_0/inst/in_B_R[14]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.813 r  zose_i/switcher_0/inst/out_R[14]_i_1/O
                         net (fo=1, routed)           0.000  1792.813    zose_i/switcher_0/inst/out_R[14]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.077  1789.139    zose_i/switcher_0/inst/out_R_reg[14]
  -------------------------------------------------------------------
                         required time                       1789.139    
                         arrival time                       -1792.813    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.507ns  (logic 2.578ns (73.505%)  route 0.929ns (26.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.929  1792.514    zose_i/switcher_0/inst/in_B_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.638 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000  1792.638    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.234  1788.994    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.025    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.638    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.586ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.569ns  (logic 2.603ns (72.929%)  route 0.966ns (27.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.966  1792.551    zose_i/switcher_0/inst/in_B_R[13]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.149  1792.700 r  zose_i/switcher_0/inst/out_R[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.700    zose_i/switcher_0/inst/out_R[13]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_R_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.700    
  -------------------------------------------------------------------
                         slack                                 -3.586    

Slack (VIOLATED) :        -3.564ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.524ns  (logic 2.578ns (73.151%)  route 0.946ns (26.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.946  1792.531    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124  1792.655 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.655    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029  1789.091    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1792.655    
  -------------------------------------------------------------------
                         slack                                 -3.564    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.586ns  (logic 2.604ns (72.613%)  route 0.982ns (27.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.982  1792.567    zose_i/switcher_0/inst/in_B_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.150  1792.717 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000  1792.717    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.180    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.180    
                         arrival time                       -1792.717    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.576ns  (logic 2.607ns (72.899%)  route 0.969ns (27.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.969  1792.554    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.153  1792.707 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.707    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.180    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.180    
                         arrival time                       -1792.707    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.496ns  (logic 2.578ns (73.736%)  route 0.918ns (26.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.918  1792.503    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.627 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.627    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.079  1789.141    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.141    
                         arrival time                       -1792.627    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.380ns  (logic 2.578ns (76.281%)  route 0.802ns (23.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.802  1792.386    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.510 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.510    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.234  1788.994    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.025    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.510    
  -------------------------------------------------------------------
                         slack                                 -3.485    

Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.607ns (74.715%)  route 0.882ns (25.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.882  1792.467    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.153  1792.620 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.234  1789.061    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.135    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.484    

Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.603ns (74.604%)  route 0.886ns (25.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.886  1792.471    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.149  1792.620 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.234  1789.061    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.135    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.279%)  route 0.613ns (76.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.613     0.168    zose_i/switcher_0/inst/in_A_R[8]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.213 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.213    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.188ns (21.666%)  route 0.680ns (78.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/Q
                         net (fo=5, routed)           0.680     0.262    zose_i/switcher_0/inst/in_A_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.047     0.309 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.131     0.123    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.224ns (25.638%)  route 0.650ns (74.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=5, routed)           0.650     0.219    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.096     0.315 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.107     0.099    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.208ns (23.247%)  route 0.687ns (76.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=5, routed)           0.687     0.265    zose_i/switcher_0/inst/in_A_R[9]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.044     0.309 r  zose_i/switcher_0/inst/out_R[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[9]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.107     0.071    zose_i/switcher_0/inst/out_R_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.263    zose_i/switcher_0/inst/in_B_R[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.051     0.314 r  zose_i/switcher_0/inst/out_R[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    zose_i/switcher_0/inst/out_R[3]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.070    zose_i/switcher_0/inst/out_R_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.151%)  route 0.220ns (25.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.220     0.262    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     0.054    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.630ns (73.911%)  route 0.222ns (26.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.222     0.265    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.310 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.310    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.184ns (20.760%)  route 0.702ns (79.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[9]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.043     0.327 r  zose_i/switcher_0/inst/out_L[9]_i_1/O
                         net (fo=1, routed)           0.000     0.327    zose_i/switcher_0/inst/p_0_in[9]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.070    zose_i/switcher_0/inst/out_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.456%)  route 0.766ns (80.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/Q
                         net (fo=5, routed)           0.766     0.321    zose_i/switcher_0/inst/in_A_R[5]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.044     0.365 r  zose_i/switcher_0/inst/out_R[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    zose_i/switcher_0/inst/out_R[5]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.131     0.095    zose_i/switcher_0/inst/out_R_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.938%)  route 0.702ns (79.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000     0.329    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -3.674ns,  Total Violation     -110.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.682ns  (logic 2.578ns (70.009%)  route 1.104ns (29.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[14]
                         net (fo=2, routed)           1.104  1792.689    zose_i/switcher_0/inst/in_B_R[14]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.813 r  zose_i/switcher_0/inst/out_R[14]_i_1/O
                         net (fo=1, routed)           0.000  1792.813    zose_i/switcher_0/inst/out_R[14]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.077  1789.139    zose_i/switcher_0/inst/out_R_reg[14]
  -------------------------------------------------------------------
                         required time                       1789.139    
                         arrival time                       -1792.813    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.507ns  (logic 2.578ns (73.505%)  route 0.929ns (26.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.929  1792.514    zose_i/switcher_0/inst/in_B_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.638 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000  1792.638    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.234  1788.994    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.025    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.638    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.586ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.569ns  (logic 2.603ns (72.929%)  route 0.966ns (27.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.966  1792.551    zose_i/switcher_0/inst/in_B_R[13]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.149  1792.700 r  zose_i/switcher_0/inst/out_R[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.700    zose_i/switcher_0/inst/out_R[13]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_R_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.700    
  -------------------------------------------------------------------
                         slack                                 -3.586    

Slack (VIOLATED) :        -3.564ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.524ns  (logic 2.578ns (73.151%)  route 0.946ns (26.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.946  1792.531    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124  1792.655 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.655    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029  1789.091    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1792.655    
  -------------------------------------------------------------------
                         slack                                 -3.564    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.586ns  (logic 2.604ns (72.613%)  route 0.982ns (27.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.982  1792.567    zose_i/switcher_0/inst/in_B_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.150  1792.717 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000  1792.717    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.180    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.180    
                         arrival time                       -1792.717    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.576ns  (logic 2.607ns (72.899%)  route 0.969ns (27.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.969  1792.554    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.153  1792.707 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.707    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.180    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.180    
                         arrival time                       -1792.707    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.496ns  (logic 2.578ns (73.736%)  route 0.918ns (26.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.918  1792.503    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.627 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.627    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.234  1789.062    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.079  1789.141    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.141    
                         arrival time                       -1792.627    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.380ns  (logic 2.578ns (76.281%)  route 0.802ns (23.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.802  1792.386    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.510 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.510    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.234  1788.994    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.025    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.510    
  -------------------------------------------------------------------
                         slack                                 -3.485    

Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.607ns (74.715%)  route 0.882ns (25.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.882  1792.467    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.153  1792.620 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.234  1789.061    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.135    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.484    

Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.603ns (74.604%)  route 0.886ns (25.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.886  1792.471    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.149  1792.620 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.234  1789.061    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.135    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.279%)  route 0.613ns (76.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.613     0.168    zose_i/switcher_0/inst/in_A_R[8]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.213 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.213    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.188ns (21.666%)  route 0.680ns (78.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/Q
                         net (fo=5, routed)           0.680     0.262    zose_i/switcher_0/inst/in_A_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.047     0.309 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.131     0.123    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.224ns (25.638%)  route 0.650ns (74.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=5, routed)           0.650     0.219    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.096     0.315 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.107     0.099    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.208ns (23.247%)  route 0.687ns (76.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=5, routed)           0.687     0.265    zose_i/switcher_0/inst/in_A_R[9]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.044     0.309 r  zose_i/switcher_0/inst/out_R[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[9]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.107     0.071    zose_i/switcher_0/inst/out_R_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.263    zose_i/switcher_0/inst/in_B_R[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.051     0.314 r  zose_i/switcher_0/inst/out_R[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    zose_i/switcher_0/inst/out_R[3]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.070    zose_i/switcher_0/inst/out_R_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.151%)  route 0.220ns (25.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.220     0.262    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     0.054    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.630ns (73.911%)  route 0.222ns (26.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.222     0.265    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.310 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.310    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.184ns (20.760%)  route 0.702ns (79.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[9]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.043     0.327 r  zose_i/switcher_0/inst/out_L[9]_i_1/O
                         net (fo=1, routed)           0.000     0.327    zose_i/switcher_0/inst/p_0_in[9]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.070    zose_i/switcher_0/inst/out_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.456%)  route 0.766ns (80.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/Q
                         net (fo=5, routed)           0.766     0.321    zose_i/switcher_0/inst/in_A_R[5]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.044     0.365 r  zose_i/switcher_0/inst/out_R[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    zose_i/switcher_0/inst/out_R[5]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.131     0.095    zose_i/switcher_0/inst/out_R_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.938%)  route 0.702ns (79.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000     0.329    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             79.486ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.718ns (39.736%)  route 1.089ns (60.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.299     0.960 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.960    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 79.486    

Slack (MET) :             79.502ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.746ns (40.656%)  route 1.089ns (59.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.327     0.988 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000     0.988    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 79.502    

Slack (MET) :             79.654ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.446%)  route 0.897ns (55.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.897     0.469    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.299     0.768 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000     0.768    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.580    80.510    
                         clock uncertainty           -0.117    80.393    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    80.422    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                         80.422    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 79.654    

Slack (MET) :             79.714ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.746ns (45.959%)  route 0.877ns (54.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.877     0.449    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.327     0.776 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 79.714    

Slack (MET) :             80.013ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.289%)  route 0.701ns (54.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.701     0.310    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.124     0.434 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000     0.434    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 80.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.330    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.285    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.117    -0.429    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091    -0.338    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.043    -0.179 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.335    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.694%)  route 0.199ns (51.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.048    -0.171 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.335    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.177 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.174 r  zose_i/clocker_0/inst/bclk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/clocker_0/inst/bclk_divider[1]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.351    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.271%)  route 0.265ns (58.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.153    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000    -0.108    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.472ns (38.302%)  route 3.982ns (61.698%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.772 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.768     5.540    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.241     8.793    zose_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.355ns (37.305%)  route 3.958ns (62.695%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.744     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_4
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.578     9.061    
                         clock uncertainty           -0.081     8.980    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)       -0.246     8.734    zose_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.396ns (37.951%)  route 3.917ns (62.049%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.696 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.703     5.399    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_5
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X5Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.235     8.798    zose_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.480ns (40.199%)  route 3.689ns (59.801%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.780 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.475     5.255    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_6
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y92          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.249     8.732    zose_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.363ns (39.399%)  route 3.635ns (60.601%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.663 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.420     5.084    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_6
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.206     8.799    zose_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.150ns (36.236%)  route 3.783ns (63.764%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.569     5.019    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.503     8.551    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.081     9.034    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.264     8.770    zose_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.376ns (40.064%)  route 3.554ns (59.936%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.457    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.676 r  zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.340     5.016    zose_i/triangle_sampler_0/inst/audio_data_reg[15]_i_1_n_7
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437     8.485    zose_i/triangle_sampler_0/inst/clock
    SLICE_X10Y92         FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.564     9.049    
                         clock uncertainty           -0.081     8.968    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)       -0.199     8.769    zose_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.279ns (38.472%)  route 3.645ns (61.528%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.340 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.340    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.579 r  zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.431     5.010    zose_i/triangle_sampler_0/inst/audio_data_reg[11]_i_1_n_5
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.435     8.483    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                         clock pessimism              0.603     9.086    
                         clock uncertainty           -0.081     9.005    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.203     8.802    zose_i/triangle_sampler_0/inst/audio_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.102ns (35.952%)  route 3.745ns (64.048%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.292     3.343    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.332     3.675 r  zose_i/triangle_sampler_0/inst/audio_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.675    zose_i/triangle_sampler_0/inst/audio_data[3]_i_2_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.051 r  zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.051    zose_i/triangle_sampler_0/inst/audio_data_reg[3]_i_1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.270 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.663     4.933    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436     8.484    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.578     9.062    
                         clock uncertainty           -0.081     8.981    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)       -0.230     8.751    zose_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.085ns (35.543%)  route 3.781ns (64.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.553    -0.914    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  zose_i/triangle_sampler_0/inst/audio_data_reg[10]/Q
                         net (fo=5, routed)           1.790     1.394    zose_i/triangle_sampler_0/inst/audio_data[10]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.518 r  zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1/O
                         net (fo=1, routed)           0.000     1.518    zose_i/triangle_sampler_0/inst/direction1__5_carry_i_1_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.894 r  zose_i/triangle_sampler_0/inst/direction1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    zose_i/triangle_sampler_0/inst/direction1__5_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.051 r  zose_i/triangle_sampler_0/inst/direction1__5_carry__0/CO[1]
                         net (fo=15, routed)          1.424     3.475    zose_i/triangle_sampler_0/inst/direction1__5_carry__0_n_2
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.332     3.807 r  zose_i/triangle_sampler_0/inst/audio_data[7]_i_4/O
                         net (fo=1, routed)           0.000     3.807    zose_i/triangle_sampler_0/inst/audio_data[7]_i_4_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.385 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.567     4.952    zose_i/triangle_sampler_0/inst/audio_data_reg[7]_i_1_n_5
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502     8.550    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y89          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.081     9.033    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)       -0.244     8.789    zose_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[25]/Q
                         net (fo=1, routed)           0.139    -0.306    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[25]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  zose_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    zose_i/driver_output_0/inst/out_pdata[26]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.081    -0.492    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.121    -0.371    zose_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.207%)  route 0.157ns (45.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[21]/Q
                         net (fo=1, routed)           0.157    -0.261    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[21]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121    -0.340    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.334    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.081    -0.505    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091    -0.414    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.623%)  route 0.319ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X3Y88          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg_rep[2]/Q
                         net (fo=1, routed)           0.319    -0.098    zose_i/sinus_sampler_0/inst/i[2]
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.874    -0.781    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.507    
                         clock uncertainty            0.081    -0.425    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.242    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.044    -0.201 r  zose_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.201    zose_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131    -0.346    zose_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.891%)  route 0.182ns (49.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/driver_output_0/inst/out_pdata_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.263    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[9]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.048    -0.215 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.081    -0.492    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.131    -0.361    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.587    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.136    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.081    -0.506    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092    -0.414    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.589    -0.558    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          0.149    -0.245    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.045    -0.200 r  zose_i/driver_output_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    zose_i/driver_output_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.860    -0.795    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y94          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121    -0.356    zose_i/driver_output_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.591    -0.556    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.208    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.048    -0.160 r  zose_i/sinus_sampler_0/inst/freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    zose_i/sinus_sampler_0/inst/freq_counter_0[1]
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.861    -0.793    zose_i/sinus_sampler_0/inst/clock
    SLICE_X2Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.081    -0.459    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.133    -0.326    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/driver_output_0/inst/out_pdata_reg[14]/Q
                         net (fo=1, routed)           0.162    -0.256    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[14]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  zose_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    zose_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y91          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.081    -0.478    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092    -0.386    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.212ns,  Total Violation      -62.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.238ns  (logic 0.613ns (27.386%)  route 1.625ns (72.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[10]/Q
                         net (fo=1, routed)           1.625   570.823    zose_i/driver_output_0/inst/in_data_r[10]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.157   570.980 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000   570.980    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.118   568.768    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                        568.768    
                         arrival time                        -570.980    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.078ns  (logic 0.718ns (34.547%)  route 1.360ns (65.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           1.360   570.521    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.299   570.820 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000   570.820    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.681    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                        568.681    
                         arrival time                        -570.820    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.074ns  (logic 0.774ns (37.316%)  route 1.300ns (62.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           1.300   570.520    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.296   570.816 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000   570.816    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029   568.680    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                        568.680    
                         arrival time                        -570.816    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.270%)  route 1.547ns (72.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 568.552 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456   569.264 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           1.547   570.811    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124   570.935 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000   570.935    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.504   568.552    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.399   568.951    
                         clock uncertainty           -0.234   568.718    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.081   568.799    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                        568.799    
                         arrival time                        -570.935    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.120ns  (logic 0.716ns (33.773%)  route 1.404ns (66.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_R_reg[11]/Q
                         net (fo=1, routed)           1.404   570.564    zose_i/driver_output_0/inst/in_data_r[11]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.297   570.861 r  zose_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000   570.861    zose_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.077   568.727    zose_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                        568.727    
                         arrival time                        -570.861    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.998%)  route 1.492ns (72.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 568.807 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.619   568.807    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456   569.263 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           1.492   570.755    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124   570.879 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000   570.879    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.234   568.716    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.032   568.748    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                        568.748    
                         arrival time                        -570.879    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.609%)  route 1.389ns (68.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518   569.326 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           1.389   570.715    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124   570.839 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000   570.839    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.234   568.716    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.029   568.745    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                        568.745    
                         arrival time                        -570.839    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.029ns  (logic 0.776ns (38.238%)  route 1.253ns (61.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           1.253   570.474    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.298   570.772 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000   570.772    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.031   568.682    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                        568.682    
                         arrival time                        -570.772    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.681%)  route 1.442ns (71.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           1.442   570.639    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.124   570.763 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000   570.763    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.234   568.650    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.681    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                        568.681    
                         arrival time                        -570.763    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@569.655ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.879%)  route 1.372ns (68.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518   569.260 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           1.372   570.632    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124   570.756 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000   570.756    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.234   568.651    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032   568.683    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                        568.683    
                         arrival time                        -570.756    
  -------------------------------------------------------------------
                         slack                                 -2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.246ns (35.074%)  route 0.455ns (64.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.455     0.017    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.115 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.115    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.030%)  route 0.465ns (68.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_R_reg[6]/Q
                         net (fo=1, routed)           0.465     0.069    zose_i/driver_output_0/inst/in_data_r[6]
    SLICE_X11Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.114 r  zose_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.114    zose_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.091     0.055    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.642%)  route 0.496ns (70.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           0.496     0.101    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     0.146 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.146    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     0.083    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.337%)  route 0.520ns (73.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           0.520     0.074    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.119 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.119    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.323%)  route 0.521ns (73.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           0.521     0.102    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.147 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.147    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.858    -0.797    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.234    -0.009    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     0.083    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.261%)  route 0.522ns (73.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.522     0.104    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.149 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.149    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.234    -0.008    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     0.084    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.786%)  route 0.461ns (65.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           0.461     0.023    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.121 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.121    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091     0.055    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.210%)  route 0.524ns (73.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_L_reg[8]/Q
                         net (fo=1, routed)           0.524     0.078    zose_i/driver_output_0/inst/in_data_l[8]
    SLICE_X11Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.123 r  zose_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.234    -0.036    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.056    zose_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.958%)  route 0.483ns (68.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.483     0.024    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.099     0.123 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.234    -0.037    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.055    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.319%)  route 0.504ns (70.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           0.504     0.082    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.127 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.127    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.057    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.215ns,  Total Violation      -63.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.238ns  (logic 0.613ns (27.386%)  route 1.625ns (72.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[10]/Q
                         net (fo=1, routed)           1.625   570.823    zose_i/driver_output_0/inst/in_data_r[10]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.157   570.980 r  zose_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000   570.980    zose_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.118   568.764    zose_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                        568.764    
                         arrival time                        -570.980    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.078ns  (logic 0.718ns (34.547%)  route 1.360ns (65.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           1.360   570.521    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.299   570.820 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000   570.820    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.677    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                        568.677    
                         arrival time                        -570.820    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.074ns  (logic 0.774ns (37.316%)  route 1.300ns (62.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           1.300   570.520    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.296   570.816 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000   570.816    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029   568.676    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                        568.676    
                         arrival time                        -570.816    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.270%)  route 1.547ns (72.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 568.552 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456   569.264 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           1.547   570.811    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124   570.935 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000   570.935    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.504   568.552    zose_i/driver_output_0/inst/in_mclock
    SLICE_X6Y93          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.399   568.951    
                         clock uncertainty           -0.237   568.714    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)        0.081   568.795    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                        568.795    
                         arrival time                        -570.935    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.120ns  (logic 0.716ns (33.773%)  route 1.404ns (66.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.419   569.160 r  zose_i/switcher_0/inst/out_R_reg[11]/Q
                         net (fo=1, routed)           1.404   570.564    zose_i/driver_output_0/inst/in_data_r[11]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.297   570.861 r  zose_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000   570.861    zose_i/driver_output_0/inst/out_pdata[11]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X10Y90         FDRE (Setup_fdre_C_D)        0.077   568.723    zose_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                        568.723    
                         arrival time                        -570.861    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.998%)  route 1.492ns (72.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 568.807 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.619   568.807    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456   569.263 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           1.492   570.755    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124   570.879 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000   570.879    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.237   568.712    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.032   568.744    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                        568.744    
                         arrival time                        -570.879    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.609%)  route 1.389ns (68.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 568.550 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 568.808 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620   568.808    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518   569.326 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           1.389   570.715    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.124   570.839 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000   570.839    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.502   568.550    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.399   568.949    
                         clock uncertainty           -0.237   568.712    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.029   568.741    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                        568.741    
                         arrival time                        -570.839    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.029ns  (logic 0.776ns (38.238%)  route 1.253ns (61.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.478   569.220 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           1.253   570.474    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.298   570.772 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000   570.772    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.031   568.678    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                        568.678    
                         arrival time                        -570.772    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.086ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.681%)  route 1.442ns (71.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 568.484 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 568.741 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.553   568.741    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456   569.197 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           1.442   570.639    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.124   570.763 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000   570.763    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.436   568.484    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.399   568.883    
                         clock uncertainty           -0.237   568.646    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.031   568.677    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                        568.677    
                         arrival time                        -570.763    
  -------------------------------------------------------------------
                         slack                                 -2.086    

Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_100_zose_clk_wiz_0_0 rise@570.000ns - clk_12288_zose_clk_wiz_0_0 rise@569.655ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.879%)  route 1.372ns (68.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 568.485 - 570.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 568.742 - 569.655 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                    569.655   569.655 r  
    E3                                                0.000   569.655 r  sys_clock (IN)
                         net (fo=0)                   0.000   569.655    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489   571.144 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   572.377    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946   565.431 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   567.092    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   567.188 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.554   568.742    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518   569.260 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           1.372   570.632    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124   570.756 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000   570.756    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                    570.000   570.000 r  
    E3                                                0.000   570.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   570.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   571.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   572.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   565.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   566.958    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   567.049 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.437   568.485    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.399   568.884    
                         clock uncertainty           -0.237   568.647    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032   568.679    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                        568.679    
                         arrival time                        -570.756    
  -------------------------------------------------------------------
                         slack                                 -2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.246ns (35.074%)  route 0.455ns (64.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.455     0.017    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.115 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.115    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.030%)  route 0.465ns (68.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_R_reg[6]/Q
                         net (fo=1, routed)           0.465     0.069    zose_i/driver_output_0/inst/in_data_r[6]
    SLICE_X11Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.114 r  zose_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.114    zose_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y92         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.091     0.058    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.642%)  route 0.496ns (70.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  zose_i/switcher_0/inst/out_L_reg[4]/Q
                         net (fo=1, routed)           0.496     0.101    zose_i/driver_output_0/inst/in_data_l[4]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     0.146 r  zose_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.146    zose_i/driver_output_0/inst/out_pdata[20]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     0.086    zose_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.337%)  route 0.520ns (73.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_R_reg[2]/Q
                         net (fo=1, routed)           0.520     0.074    zose_i/driver_output_0/inst/in_data_r[2]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.119 r  zose_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.119    zose_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.323%)  route 0.521ns (73.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_L_reg[2]/Q
                         net (fo=1, routed)           0.521     0.102    zose_i/driver_output_0/inst/in_data_l[2]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.147 r  zose_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.147    zose_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.858    -0.797    zose_i/driver_output_0/inst/in_mclock
    SLICE_X5Y89          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.237    -0.006    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     0.086    zose_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.261%)  route 0.522ns (73.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.522     0.104    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.149 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.149    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.859    -0.796    zose_i/driver_output_0/inst/in_mclock
    SLICE_X4Y90          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     0.087    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.786%)  route 0.461ns (65.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  zose_i/switcher_0/inst/out_R_reg[5]/Q
                         net (fo=1, routed)           0.461     0.023    zose_i/driver_output_0/inst/in_data_r[5]
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.098     0.121 r  zose_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.121    zose_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y91         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.091     0.058    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.210%)  route 0.524ns (73.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  zose_i/switcher_0/inst/out_L_reg[8]/Q
                         net (fo=1, routed)           0.524     0.078    zose_i/driver_output_0/inst/in_data_l[8]
    SLICE_X11Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.123 r  zose_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.824    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y90         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.958%)  route 0.483ns (68.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.587    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.483     0.024    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.099     0.123 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.123    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -0.825    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y89         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.319%)  route 0.504ns (70.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.561    -0.586    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/switcher_0/inst/out_R_reg[12]/Q
                         net (fo=1, routed)           0.504     0.082    zose_i/driver_output_0/inst/in_data_r[12]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.127 r  zose_i/driver_output_0/inst/out_pdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.127    zose_i/driver_output_0/inst/out_pdata[12]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X13Y93         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.092     0.060    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.678ns,  Total Violation     -110.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.682ns  (logic 2.578ns (70.009%)  route 1.104ns (29.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[14]
                         net (fo=2, routed)           1.104  1792.689    zose_i/switcher_0/inst/in_B_R[14]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.813 r  zose_i/switcher_0/inst/out_R[14]_i_1/O
                         net (fo=1, routed)           0.000  1792.813    zose_i/switcher_0/inst/out_R[14]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.077  1789.135    zose_i/switcher_0/inst/out_R_reg[14]
  -------------------------------------------------------------------
                         required time                       1789.135    
                         arrival time                       -1792.813    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.507ns  (logic 2.578ns (73.505%)  route 0.929ns (26.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.929  1792.514    zose_i/switcher_0/inst/in_B_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.638 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000  1792.638    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.237  1788.990    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.021    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.638    
  -------------------------------------------------------------------
                         slack                                 -3.617    

Slack (VIOLATED) :        -3.589ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.569ns  (logic 2.603ns (72.929%)  route 0.966ns (27.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.966  1792.551    zose_i/switcher_0/inst/in_B_R[13]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.149  1792.700 r  zose_i/switcher_0/inst/out_R[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.700    zose_i/switcher_0/inst/out_R[13]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_R_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.700    
  -------------------------------------------------------------------
                         slack                                 -3.589    

Slack (VIOLATED) :        -3.567ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.524ns  (logic 2.578ns (73.151%)  route 0.946ns (26.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.946  1792.531    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124  1792.655 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.655    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029  1789.087    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.087    
                         arrival time                       -1792.655    
  -------------------------------------------------------------------
                         slack                                 -3.567    

Slack (VIOLATED) :        -3.540ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.586ns  (logic 2.604ns (72.613%)  route 0.982ns (27.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.982  1792.567    zose_i/switcher_0/inst/in_B_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.150  1792.717 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000  1792.717    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.176    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.176    
                         arrival time                       -1792.717    
  -------------------------------------------------------------------
                         slack                                 -3.540    

Slack (VIOLATED) :        -3.530ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.576ns  (logic 2.607ns (72.899%)  route 0.969ns (27.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.969  1792.554    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.153  1792.707 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.707    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.176    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.176    
                         arrival time                       -1792.707    
  -------------------------------------------------------------------
                         slack                                 -3.530    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.496ns  (logic 2.578ns (73.736%)  route 0.918ns (26.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.918  1792.503    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.627 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.627    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.079  1789.137    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.137    
                         arrival time                       -1792.627    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.380ns  (logic 2.578ns (76.281%)  route 0.802ns (23.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.802  1792.386    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.510 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.510    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.237  1788.990    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.021    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.510    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.607ns (74.715%)  route 0.882ns (25.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.882  1792.467    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.153  1792.620 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.237  1789.057    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.132    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.132    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.603ns (74.604%)  route 0.886ns (25.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.886  1792.471    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.149  1792.620 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.237  1789.057    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.132    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.132    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.279%)  route 0.613ns (76.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.613     0.168    zose_i/switcher_0/inst/in_A_R[8]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.213 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.213    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.188ns (21.666%)  route 0.680ns (78.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/Q
                         net (fo=5, routed)           0.680     0.262    zose_i/switcher_0/inst/in_A_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.047     0.309 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.131     0.126    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.224ns (25.638%)  route 0.650ns (74.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=5, routed)           0.650     0.219    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.096     0.315 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.107     0.102    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.208ns (23.247%)  route 0.687ns (76.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=5, routed)           0.687     0.265    zose_i/switcher_0/inst/in_A_R[9]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.044     0.309 r  zose_i/switcher_0/inst/out_R[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[9]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.107     0.074    zose_i/switcher_0/inst/out_R_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.263    zose_i/switcher_0/inst/in_B_R[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.051     0.314 r  zose_i/switcher_0/inst/out_R[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    zose_i/switcher_0/inst/out_R[3]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.073    zose_i/switcher_0/inst/out_R_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.151%)  route 0.220ns (25.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.220     0.262    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     0.057    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.630ns (73.911%)  route 0.222ns (26.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.222     0.265    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.310 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.310    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.184ns (20.760%)  route 0.702ns (79.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[9]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.043     0.327 r  zose_i/switcher_0/inst/out_L[9]_i_1/O
                         net (fo=1, routed)           0.000     0.327    zose_i/switcher_0/inst/p_0_in[9]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.073    zose_i/switcher_0/inst/out_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.456%)  route 0.766ns (80.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/Q
                         net (fo=5, routed)           0.766     0.321    zose_i/switcher_0/inst/in_A_R[5]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.044     0.365 r  zose_i/switcher_0/inst/out_R[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    zose_i/switcher_0/inst/out_R[5]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.131     0.098    zose_i/switcher_0/inst/out_R_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.938%)  route 0.702ns (79.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000     0.329    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             78.835ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.023%)  route 1.418ns (70.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.885     0.494    zose_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.124     0.618 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.534     1.151    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    79.986    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.835    

Slack (MET) :             79.486ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.718ns (39.736%)  route 1.089ns (60.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.299     0.960 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.960    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 79.486    

Slack (MET) :             79.502ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.746ns (40.656%)  route 1.089ns (59.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           1.089     0.661    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.327     0.988 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000     0.988    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 79.502    

Slack (MET) :             79.654ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.446%)  route 0.897ns (55.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.897     0.469    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.299     0.768 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000     0.768    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.580    80.510    
                         clock uncertainty           -0.117    80.393    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    80.422    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                         80.422    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 79.654    

Slack (MET) :             79.714ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.746ns (45.959%)  route 0.877ns (54.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  zose_i/clocker_0/inst/bclk_divider_reg[2]/Q
                         net (fo=5, routed)           0.877     0.449    zose_i/clocker_0/inst/bclk_divider[2]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.327     0.776 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    80.490    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         80.490    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 79.714    

Slack (MET) :             80.013ns  (required time - arrival time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.289%)  route 0.701ns (54.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 79.930 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.847    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.391 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.701     0.310    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.124     0.434 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000     0.434    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503    79.930    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.602    80.532    
                         clock uncertainty           -0.117    80.415    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    80.446    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         80.446    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 80.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.330    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.285    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X5Y92          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.117    -0.429    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091    -0.338    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.043    -0.179 r  zose_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    zose_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.335    zose_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.694%)  route 0.199ns (51.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.048    -0.171 r  zose_i/clocker_0/inst/bclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    zose_i/clocker_0/inst/bclk_divider[2]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.107    -0.335    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.222    zose_i/clocker_0/inst/bclk_divider[1]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.177 r  zose_i/clocker_0/inst/bclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    zose_i/clocker_0/inst/bclk_divider[3]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.199    -0.219    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.174 r  zose_i/clocker_0/inst/bclk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/clocker_0/inst/bclk_divider[1]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091    -0.351    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.271%)  route 0.265ns (58.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.265    -0.153    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X4Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  zose_i/clocker_0/inst/bclk_divider/O
                         net (fo=1, routed)           0.000    -0.108    zose_i/clocker_0/inst/bclk_divider_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092    -0.350    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[2]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/bclk_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.222%)  route 0.297ns (56.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.588    -0.559    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  zose_i/clocker_0/inst/bclk_divider_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.314    zose_i/clocker_0/inst/bclk_divider[4]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.098    -0.216 r  zose_i/clocker_0/inst/bclk_divider[4]_i_1/O
                         net (fo=5, routed)           0.180    -0.036    zose_i/clocker_0/inst/bclk_divider[4]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/clocker_0/inst/in_12288
    SLICE_X4Y92          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[3]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y92          FDRE (Hold_fdre_C_R)        -0.018    -0.460    zose_i/clocker_0/inst/bclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.678ns,  Total Violation     -110.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.682ns  (logic 2.578ns (70.009%)  route 1.104ns (29.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[14]
                         net (fo=2, routed)           1.104  1792.689    zose_i/switcher_0/inst/in_B_R[14]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.813 r  zose_i/switcher_0/inst/out_R[14]_i_1/O
                         net (fo=1, routed)           0.000  1792.813    zose_i/switcher_0/inst/out_R[14]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.077  1789.135    zose_i/switcher_0/inst/out_R_reg[14]
  -------------------------------------------------------------------
                         required time                       1789.135    
                         arrival time                       -1792.813    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.507ns  (logic 2.578ns (73.505%)  route 0.929ns (26.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.929  1792.514    zose_i/switcher_0/inst/in_B_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.638 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000  1792.638    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.237  1788.990    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.021    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.638    
  -------------------------------------------------------------------
                         slack                                 -3.617    

Slack (VIOLATED) :        -3.589ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.569ns  (logic 2.603ns (72.929%)  route 0.966ns (27.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.966  1792.551    zose_i/switcher_0/inst/in_B_R[13]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.149  1792.700 r  zose_i/switcher_0/inst/out_R[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.700    zose_i/switcher_0/inst/out_R[13]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_R_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.700    
  -------------------------------------------------------------------
                         slack                                 -3.589    

Slack (VIOLATED) :        -3.567ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.524ns  (logic 2.578ns (73.151%)  route 0.946ns (26.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.946  1792.531    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X7Y92          LUT3 (Prop_lut3_I1_O)        0.124  1792.655 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.655    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029  1789.087    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.087    
                         arrival time                       -1792.655    
  -------------------------------------------------------------------
                         slack                                 -3.567    

Slack (VIOLATED) :        -3.540ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.586ns  (logic 2.604ns (72.613%)  route 0.982ns (27.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.982  1792.567    zose_i/switcher_0/inst/in_B_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.150  1792.717 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000  1792.717    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.176    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                       1789.176    
                         arrival time                       -1792.717    
  -------------------------------------------------------------------
                         slack                                 -3.540    

Slack (VIOLATED) :        -3.530ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.576ns  (logic 2.607ns (72.899%)  route 0.969ns (27.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.969  1792.554    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.153  1792.707 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000  1792.707    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.118  1789.176    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                       1789.176    
                         arrival time                       -1792.707    
  -------------------------------------------------------------------
                         slack                                 -3.530    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.496ns  (logic 2.578ns (73.736%)  route 0.918ns (26.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 1788.896 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.918  1792.503    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.124  1792.627 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.627    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.503  1788.896    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.295    
                         clock uncertainty           -0.237  1789.058    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.079  1789.137    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.137    
                         arrival time                       -1792.627    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.380ns  (logic 2.578ns (76.281%)  route 0.802ns (23.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1788.828 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.802  1792.386    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124  1792.510 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.510    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.435  1788.828    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.227    
                         clock uncertainty           -0.237  1788.990    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031  1789.021    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.510    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.607ns (74.715%)  route 0.882ns (25.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.882  1792.467    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.153  1792.620 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.237  1789.057    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.132    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.132    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.489ns  (logic 2.603ns (74.604%)  route 0.886ns (25.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 1788.895 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 1789.130 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         1.597  1789.130    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454  1791.584 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.886  1792.471    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.149  1792.620 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000  1792.620    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          1.502  1788.895    zose_i/switcher_0/inst/clk
    SLICE_X7Y90          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.399  1789.294    
                         clock uncertainty           -0.237  1789.057    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.075  1789.132    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.132    
                         arrival time                       -1792.620    
  -------------------------------------------------------------------
                         slack                                 -3.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.279%)  route 0.613ns (76.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.613     0.168    zose_i/switcher_0/inst/in_A_R[8]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.213 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.213    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.188ns (21.666%)  route 0.680ns (78.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/triangle_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/triangle_sampler_0/inst/audio_data_reg[7]/Q
                         net (fo=5, routed)           0.680     0.262    zose_i/switcher_0/inst/in_A_R[7]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.047     0.309 r  zose_i/switcher_0/inst/out_R[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[7]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X6Y91          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[7]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.131     0.126    zose_i/switcher_0/inst/out_R_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.224ns (25.638%)  route 0.650ns (74.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=5, routed)           0.650     0.219    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X7Y92          LUT3 (Prop_lut3_I0_O)        0.096     0.315 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.859    -0.796    zose_i/switcher_0/inst/clk
    SLICE_X7Y92          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.107     0.102    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.208ns (23.247%)  route 0.687ns (76.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X8Y90          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  zose_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=5, routed)           0.687     0.265    zose_i/switcher_0/inst/in_A_R[9]
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.044     0.309 r  zose_i/switcher_0/inst/out_R[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    zose_i/switcher_0/inst/out_R[9]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[9]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.107     0.074    zose_i/switcher_0/inst/out_R_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.263    zose_i/switcher_0/inst/in_B_R[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.051     0.314 r  zose_i/switcher_0/inst/out_R[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    zose_i/switcher_0/inst/out_R[3]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.073    zose_i/switcher_0/inst/out_R_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.151%)  route 0.220ns (25.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.220     0.262    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000     0.307    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     0.057    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.630ns (73.911%)  route 0.222ns (26.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.604    -0.543    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y36         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.042 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.222     0.265    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.310 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.310    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X9Y90          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.059    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.184ns (20.760%)  route 0.702ns (79.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[9]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.043     0.327 r  zose_i/switcher_0/inst/out_L[9]_i_1/O
                         net (fo=1, routed)           0.000     0.327    zose_i/switcher_0/inst/p_0_in[9]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[9]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.107     0.073    zose_i/switcher_0/inst/out_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.456%)  route 0.766ns (80.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.586    zose_i/triangle_sampler_0/inst/clock
    SLICE_X9Y91          FDRE                                         r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  zose_i/triangle_sampler_0/inst/audio_data_reg[5]/Q
                         net (fo=5, routed)           0.766     0.321    zose_i/switcher_0/inst/in_A_R[5]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.044     0.365 r  zose_i/switcher_0/inst/out_R[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    zose_i/switcher_0/inst/out_R[5]_i_1_n_0
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.824    zose_i/switcher_0/inst/clk
    SLICE_X10Y91         FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[5]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.237    -0.033    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.131     0.098    zose_i/switcher_0/inst/out_R_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.938%)  route 0.702ns (79.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=102, routed)         0.588    -0.559    zose_i/square_sampler_0/inst/clock
    SLICE_X7Y91          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  zose_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=13, routed)          0.702     0.284    zose_i/switcher_0/inst/in_A_L[8]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  zose_i/switcher_0/inst/out_L[8]_i_1/O
                         net (fo=1, routed)           0.000     0.329    zose_i/switcher_0/inst/p_0_in[8]
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=38, routed)          0.830    -0.825    zose_i/switcher_0/inst/clk
    SLICE_X9Y89          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[8]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.237    -0.034    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092     0.058    zose_i/switcher_0/inst/out_L_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.271    





