Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  9 01:21:46 2021
| Host         : LAPTOP-BMHAFMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file single_output_timing_summary_routed.rpt -pb single_output_timing_summary_routed.pb -rpx single_output_timing_summary_routed.rpx -warn_on_violation
| Design       : single_output
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: three_hz/set_freq_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.905        0.000                      0                   63        0.263        0.000                      0                   63        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.905        0.000                      0                   63        0.263        0.000                      0                   63        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.506ns (44.820%)  route 3.085ns (55.180%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.105    10.736    three_hz/clear
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[24]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.642    three_hz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.506ns (44.820%)  route 3.085ns (55.180%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.105    10.736    three_hz/clear
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[25]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.642    three_hz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.506ns (44.820%)  route 3.085ns (55.180%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.105    10.736    three_hz/clear
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[26]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.642    three_hz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.506ns (44.820%)  route 3.085ns (55.180%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.105    10.736    three_hz/clear
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[27]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.642    three_hz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.506ns (45.958%)  route 2.947ns (54.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.966    10.598    three_hz/clear
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[20]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    three_hz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.506ns (45.958%)  route 2.947ns (54.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.966    10.598    three_hz/clear
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    three_hz/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.506ns (45.958%)  route 2.947ns (54.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.966    10.598    three_hz/clear
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[22]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    three_hz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.506ns (45.958%)  route 2.947ns (54.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.966    10.598    three_hz/clear
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[23]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    three_hz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.506ns (46.017%)  route 2.940ns (53.983%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.959    10.591    three_hz/clear
    SLICE_X3Y28          FDRE                                         r  three_hz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.848    three_hz/CLOCK
    SLICE_X3Y28          FDRE                                         r  three_hz/COUNT_reg[28]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    14.644    three_hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 three_hz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.506ns (46.017%)  route 2.940ns (53.983%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  three_hz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.145    three_hz/COUNT_reg[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.740 r  three_hz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.740    three_hz/COUNT_reg[0]_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  three_hz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.857    three_hz/COUNT_reg[0]_i_13_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  three_hz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    three_hz/COUNT_reg[0]_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  three_hz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.100    three_hz/COUNT_reg[0]_i_14_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  three_hz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.217    three_hz/COUNT_reg[0]_i_16_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  three_hz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.334    three_hz/COUNT_reg[0]_i_15_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  three_hz/COUNT_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.451    three_hz/COUNT_reg[0]_i_10_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.774 f  three_hz/COUNT_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.840     8.614    three_hz/p_0_in[30]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.306     8.920 r  three_hz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.588     9.508    three_hz/COUNT[0]_i_3_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124     9.632 r  three_hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.959    10.591    three_hz/clear
    SLICE_X3Y28          FDRE                                         r  three_hz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.848    three_hz/CLOCK
    SLICE_X3Y28          FDRE                                         r  three_hz/COUNT_reg[29]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    14.644    three_hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    three_hz/CLOCK
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  three_hz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.726    three_hz/COUNT_reg[11]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  three_hz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    three_hz/COUNT_reg[8]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    three_hz/CLOCK
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    three_hz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    three_hz/CLOCK
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  three_hz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.725    three_hz/COUNT_reg[15]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  three_hz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    three_hz/COUNT_reg[12]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    three_hz/CLOCK
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    three_hz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    three_hz/CLOCK
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  three_hz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.725    three_hz/COUNT_reg[19]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  three_hz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    three_hz/COUNT_reg[16]_i_1_n_4
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    three_hz/CLOCK
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    three_hz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  three_hz/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.119     1.726    three_hz/COUNT_reg[23]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  three_hz/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    three_hz/COUNT_reg[20]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    three_hz/CLOCK
    SLICE_X3Y26          FDRE                                         r  three_hz/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    three_hz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  three_hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.728    three_hz/COUNT_reg[27]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  three_hz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    three_hz/COUNT_reg[24]_i_1_n_4
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    three_hz/CLOCK
    SLICE_X3Y27          FDRE                                         r  three_hz/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    three_hz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  three_hz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.728    three_hz/COUNT_reg[3]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  three_hz/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    three_hz/COUNT_reg[0]_i_2_n_4
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    three_hz/CLOCK
    SLICE_X3Y21          FDRE                                         r  three_hz/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    three_hz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    three_hz/CLOCK
    SLICE_X3Y22          FDRE                                         r  three_hz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  three_hz/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.119     1.728    three_hz/COUNT_reg[7]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  three_hz/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    three_hz/COUNT_reg[4]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  three_hz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    three_hz/CLOCK
    SLICE_X3Y22          FDRE                                         r  three_hz/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    three_hz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    three_hz/CLOCK
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  three_hz/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.120     1.728    three_hz/COUNT_reg[10]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  three_hz/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    three_hz/COUNT_reg[8]_i_1_n_5
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    three_hz/CLOCK
    SLICE_X3Y23          FDRE                                         r  three_hz/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    three_hz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    three_hz/CLOCK
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  three_hz/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.120     1.727    three_hz/COUNT_reg[14]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  three_hz/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    three_hz/COUNT_reg[12]_i_1_n_5
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    three_hz/CLOCK
    SLICE_X3Y24          FDRE                                         r  three_hz/COUNT_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    three_hz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 three_hz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            three_hz/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    three_hz/CLOCK
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  three_hz/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.120     1.727    three_hz/COUNT_reg[18]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  three_hz/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    three_hz/COUNT_reg[16]_i_1_n_5
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    three_hz/CLOCK
    SLICE_X3Y25          FDRE                                         r  three_hz/COUNT_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    three_hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    three_hz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    three_hz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    three_hz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    three_hz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    three_hz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    three_hz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    three_hz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    three_hz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    three_hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    three_hz/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    three_hz/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    three_hz/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    three_hz/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    three_hz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    three_hz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    three_hz/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    three_hz/COUNT_reg[19]/C



