

================================================================
== Vitis HLS Report for 'runBench_Pipeline_dataRead'
================================================================
* Date:           Sun Mar  5 13:46:52 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- dataRead  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    192|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     390|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     390|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_109_p2                |         +|   0|  0|  38|          31|           1|
    |tmp_V_1_fu_140_p2                 |         +|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_129_p2             |      icmp|   0|  0|  93|         256|         256|
    |icmp_ln24_fu_103_p2               |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 192|         352|         323|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   31|         62|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_1_fu_58                |   9|          2|   31|         62|
    |tmp_V_fu_54              |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   96|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_184            |  256|   0|  256|          0|
    |i_1_fu_58                         |   31|   0|   31|          0|
    |i_reg_175                         |   31|   0|   31|          0|
    |i_reg_175_pp0_iter1_reg           |   31|   0|   31|          0|
    |icmp_ln1065_reg_189               |    1|   0|    1|          0|
    |icmp_ln24_reg_180                 |    1|   0|    1|          0|
    |icmp_ln24_reg_180_pp0_iter1_reg   |    1|   0|    1|          0|
    |tmp_V_fu_54                       |   31|   0|   31|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  390|   0|  390|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  runBench_Pipeline_dataRead|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  256|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  256|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|sext_ln24            |   in|   59|     ap_none|                   sext_ln24|        scalar|
|trunc_ln24_1         |   in|   31|     ap_none|                trunc_ln24_1|        scalar|
|tmp_V_out            |  out|   31|      ap_vld|                   tmp_V_out|       pointer|
|tmp_V_out_ap_vld     |  out|    1|      ap_vld|                   tmp_V_out|       pointer|
+---------------------+-----+-----+------------+----------------------------+--------------+

