
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003556                       # Number of seconds simulated
sim_ticks                                  3555798198                       # Number of ticks simulated
final_tick                               530548236810                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63387                       # Simulator instruction rate (inst/s)
host_op_rate                                    80163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 111682                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892624                       # Number of bytes of host memory used
host_seconds                                 31838.74                       # Real time elapsed on the host
sim_insts                                  2018163176                       # Number of instructions simulated
sim_ops                                    2552297823                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       195968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        54656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               260864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          427                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2038                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             973                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  973                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1367907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55112239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1511897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15370951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73362993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1367907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1511897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2879803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35025610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35025610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35025610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1367907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55112239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1511897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15370951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108388603                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8527095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3145225                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551623                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214555                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1298894                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240791                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335202                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3294560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17334996                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3145225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1575993                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128471                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        554090                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622547                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8418187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.539229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4757691     56.52%     56.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228734      2.72%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          261195      3.10%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475561      5.65%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214972      2.55%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329321      3.91%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179903      2.14%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154495      1.84%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816315     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8418187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368851                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032931                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476759                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       505352                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494194                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34951                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906930                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535251                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2087                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20646232                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4939                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906930                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666429                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         132228                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       115578                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3335034                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       261983                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19832517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3983                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        140151                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1420                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27768787                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92379285                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92379285                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060677                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10708094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4177                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2522                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           671906                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13456                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       345307                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18626665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14985562                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29161                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6302967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18881238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8418187                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920792                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2930799     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776132     21.10%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1240015     14.73%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848728     10.08%     80.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       701143      8.33%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       384254      4.56%     93.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       376657      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86240      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74219      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8418187                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         109089     76.95%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15458     10.90%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17216     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12497615     83.40%     83.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212191      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492972      9.96%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781134      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14985562                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757405                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141766                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38560237                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24933971                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14551801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15127328                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29034                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723183                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239192                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906930                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54619                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9149                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18630849                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848527                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2495                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250238                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14703134                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393250                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282427                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145431                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081922                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752181                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.724284                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14563436                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14551801                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9525641                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26733288                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.706537                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356321                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281688                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6349207                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3374                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217276                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7511257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2949653     39.27%     39.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052743     27.33%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841258     11.20%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419797      5.59%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430011      5.72%     89.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169797      2.26%     91.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185341      2.47%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95293      1.27%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367364      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7511257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281688                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830562                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125344                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765813                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367364                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25774619                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38169608                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 108908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852710                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852710                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172732                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172732                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66096274                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20118742                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19088669                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3370                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8527095                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3245283                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2642904                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215045                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323574                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258614                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345973                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9517                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3338222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17719089                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3245283                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1604587                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3712572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1160240                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454637                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1638267                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8447499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.598761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4734927     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          260038      3.08%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269560      3.19%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424220      5.02%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201921      2.39%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          286010      3.39%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          190801      2.26%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141499      1.68%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1938523     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8447499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.380585                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.077975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3516058                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       409019                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3552097                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29522                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        940797                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551211                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1252                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21168517                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4603                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        940797                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3693371                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99549                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        80699                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3402323                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       230754                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20405758                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28562034                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95127207                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95127207                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17412940                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11149050                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3502                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           603630                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1900945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10496                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       358029                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19126229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15178241                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27062                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6604756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20386490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8447499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.796773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2896552     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1832884     21.70%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1222013     14.47%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807986      9.56%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       737106      8.73%     88.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416904      4.94%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372431      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83141      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78482      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8447499                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114613     77.82%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16765     11.38%     89.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15899     10.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12670783     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201889      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1503315      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800542      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15178241                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.780001                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147277                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009703                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38978313                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25734621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14746752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15325518                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21579                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       761494                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       261228                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        940797                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58869                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12188                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19129752                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1900945                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982460                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1779                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14905500                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404330                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       272734                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2177309                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2119408                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            772979                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748016                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14758078                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14746752                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9681599                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27519893                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729399                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351804                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10146728                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12492932                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6636829                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216895                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7506702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.664237                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175770                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2844136     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139481     28.50%     66.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       848121     11.30%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426398      5.68%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       394483      5.26%     88.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180446      2.40%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195595      2.61%     93.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100053      1.33%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       377989      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7506702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10146728                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12492932                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1860680                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139448                       # Number of loads committed
system.switch_cpus1.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1803850                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11254327                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257589                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       377989                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26258305                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39201409                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  79596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10146728                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12492932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10146728                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840379                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840379                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189940                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189940                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66917608                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20447945                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19487210                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.l2.replacements                           2038                       # number of replacements
system.l2.tagsinuse                      32764.402455                       # Cycle average of tags in use
system.l2.total_refs                          1195454                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34806                       # Sample count of references to valid blocks.
system.l2.avg_refs                          34.346205                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2180.321336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.295955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    802.520993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.353002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    191.480438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16784.515712                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12726.915018                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.066538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001201                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005844                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.512223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.388395                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999890                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6018                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3969                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9993                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3478                       # number of Writeback hits
system.l2.Writeback_hits::total                  3478                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   115                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6081                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4021                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10108                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6081                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4021                       # number of overall hits
system.l2.overall_hits::total                   10108                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1531                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          427                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2038                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          427                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2038                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1531                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          427                       # number of overall misses
system.l2.overall_misses::total                  2038                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1779467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     70207972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1949511                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     20264583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        94201533                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1779467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     70207972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1949511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     20264583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94201533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1779467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     70207972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1949511                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     20264583                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94201533                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7549                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12031                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3478                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3478                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               115                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12146                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12146                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.202808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.097134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.169396                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.201130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.095998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167792                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.201130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.095998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167792                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46828.078947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45857.591117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46416.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47458.039813                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46222.538273                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46828.078947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45857.591117                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46416.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47458.039813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46222.538273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46828.078947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45857.591117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46416.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47458.039813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46222.538273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  973                       # number of writebacks
system.l2.writebacks::total                       973                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1531                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2038                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2038                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1561175                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     61365313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1710452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17800697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     82437637                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1561175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     61365313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1710452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17800697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82437637                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1561175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     61365313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1710452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17800697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82437637                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.202808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.097134                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.169396                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.201130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.095998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.201130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.095998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167792                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41083.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40081.850425                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40725.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41687.814988                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40450.263494                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41083.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40081.850425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40725.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41687.814988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40450.263494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41083.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40081.850425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40725.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41687.814988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40450.263494                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.269915                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001631216                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1948698.863813                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.269915                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064535                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820945                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622489                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622489                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622489                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622489                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622489                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622489                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2698429                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2698429                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2698429                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2698429                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2698429                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2698429                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622547                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622547                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622547                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622547                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46524.637931                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46524.637931                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46524.637931                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46524.637931                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46524.637931                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46524.637931                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2084791                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2084791                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2084791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2084791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2084791                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2084791                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49637.880952                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49637.880952                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49637.880952                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49637.880952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49637.880952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49637.880952                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7612                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581597                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7868                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20917.844052                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.597630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.402370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086802                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086802                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701537                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2426                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2426                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788339                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14583                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14825                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    406704275                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    406704275                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9925158                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9925158                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    416629433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    416629433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    416629433                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    416629433                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803164                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803164                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803164                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803164                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013241                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013241                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27888.930604                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27888.930604                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41013.049587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41013.049587                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28103.165801                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28103.165801                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28103.165801                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28103.165801                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2325                       # number of writebacks
system.cpu0.dcache.writebacks::total             2325                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7034                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7034                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7213                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7213                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7549                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7612                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7612                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    127764602                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    127764602                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1757707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1757707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129522309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129522309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    129522309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129522309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006854                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006854                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004221                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004221                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004221                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004221                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16924.705524                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16924.705524                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27900.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27900.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17015.542433                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17015.542433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17015.542433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17015.542433                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.269728                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999663469                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975619.503953                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.269728                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066137                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806522                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1638211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1638211                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1638211                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1638211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1638211                       # number of overall hits
system.cpu1.icache.overall_hits::total        1638211                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2985115                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2985115                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2985115                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2985115                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2985115                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2985115                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1638267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1638267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1638267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1638267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1638267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1638267                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53305.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53305.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53305.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53305.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53305.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53305.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2314267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2314267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2314267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2314267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2314267                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2314267                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52596.977273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52596.977273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52596.977273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52596.977273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52596.977273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52596.977273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4448                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153066017                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4704                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32539.544430                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.350497                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.649503                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872463                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127537                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1099571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099571                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717569                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1817140                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1817140                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1817140                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1817140                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11062                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11062                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11227                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    313230734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    313230734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5448418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5448418                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    318679152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    318679152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    318679152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    318679152                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1828367                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1828367                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1828367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1828367                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009960                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28315.922437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28315.922437                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33020.715152                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33020.715152                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28385.067427                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28385.067427                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28385.067427                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28385.067427                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1153                       # number of writebacks
system.cpu1.dcache.writebacks::total             1153                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6666                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6779                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4396                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4448                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54189816                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54189816                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1188407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1188407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     55378223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     55378223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     55378223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     55378223                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12327.073703                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12327.073703                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22853.980769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22853.980769                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12450.140063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12450.140063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12450.140063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12450.140063                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
