

================================================================
== Vitis HLS Report for 'multiply'
================================================================
* Date:           Sun May 14 17:33:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  14.130 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.1>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %y"   --->   Operation 2 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %x"   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i80 %x_read"   --->   Operation 4 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i80 %y_read"   --->   Operation 5 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (14.1ns)   --->   "%r_V = mul i160 %sext_ln1319, i160 %sext_ln1317"   --->   Operation 6 'mul' 'r_V' <Predicate = true> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln55 = ret i160 %r_V" [src/runge_kutta_45.cpp:55]   --->   Operation 7 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read      (read) [ 00]
x_read      (read) [ 00]
sext_ln1317 (sext) [ 00]
sext_ln1319 (sext) [ 00]
r_V         (mul ) [ 00]
ret_ln55    (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="y_read_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="80" slack="0"/>
<pin id="8" dir="0" index="1" bw="80" slack="0"/>
<pin id="9" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="x_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="80" slack="0"/>
<pin id="14" dir="0" index="1" bw="80" slack="0"/>
<pin id="15" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="sext_ln1317_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="80" slack="0"/>
<pin id="20" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="sext_ln1319_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="80" slack="0"/>
<pin id="24" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="r_V_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="80" slack="0"/>
<pin id="28" dir="0" index="1" bw="80" slack="0"/>
<pin id="29" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="4" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="2" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="21"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="6" pin="2"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="22" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="18" pin="1"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multiply : x | {1 }
	Port: multiply : y | {1 }
  - Chain level:
	State 1
		r_V : 1
		ret_ln55 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |     r_V_fu_26     |    15   |    0    |    91   |
|----------|-------------------|---------|---------|---------|
|   read   |  y_read_read_fu_6 |    0    |    0    |    0    |
|          | x_read_read_fu_12 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   | sext_ln1317_fu_18 |    0    |    0    |    0    |
|          | sext_ln1319_fu_22 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    15   |    0    |    91   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |    0   |   91   |
+-----------+--------+--------+--------+
