<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1158" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1158{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1158{left:497px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_1158{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1158{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1158{left:96px;bottom:1038px;letter-spacing:0.15px;}
#t6_1158{left:96px;bottom:1007px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1158{left:96px;bottom:985px;letter-spacing:0.13px;word-spacing:0.01px;}
#t8_1158{left:96px;bottom:963px;letter-spacing:0.14px;word-spacing:-0.2px;}
#t9_1158{left:96px;bottom:941px;letter-spacing:0.13px;}
#ta_1158{left:96px;bottom:919px;letter-spacing:0.13px;}
#tb_1158{left:96px;bottom:888px;letter-spacing:0.13px;word-spacing:-0.1px;}
#tc_1158{left:96px;bottom:866px;letter-spacing:0.14px;}
#td_1158{left:96px;bottom:844px;letter-spacing:0.13px;word-spacing:0.09px;}
#te_1158{left:96px;bottom:807px;letter-spacing:-0.09px;}
#tf_1158{left:166px;bottom:807px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tg_1158{left:96px;bottom:776px;letter-spacing:0.14px;}
#th_1158{left:560px;bottom:776px;}
#ti_1158{left:566px;bottom:776px;letter-spacing:0.13px;word-spacing:0.01px;}
#tj_1158{left:353px;bottom:543px;letter-spacing:0.16px;word-spacing:0.49px;}
#tk_1158{left:435px;bottom:543px;}
#tl_1158{left:441px;bottom:543px;letter-spacing:0.12px;}
#tm_1158{left:475px;bottom:543px;letter-spacing:0.21px;}
#tn_1158{left:96px;bottom:497px;letter-spacing:-0.09px;}
#to_1158{left:166px;bottom:497px;letter-spacing:-0.26px;word-spacing:0.15px;}
#tp_1158{left:96px;bottom:466px;letter-spacing:0.13px;}
#tq_1158{left:96px;bottom:444px;letter-spacing:0.14px;word-spacing:-0.26px;}
#tr_1158{left:96px;bottom:422px;letter-spacing:0.13px;word-spacing:0.01px;}
#ts_1158{left:96px;bottom:400px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_1158{left:96px;bottom:369px;letter-spacing:0.12px;word-spacing:0.01px;}
#tu_1158{left:96px;bottom:347px;letter-spacing:0.13px;}
#tv_1158{left:96px;bottom:325px;letter-spacing:0.14px;}
#tw_1158{left:96px;bottom:294px;letter-spacing:0.13px;word-spacing:0.01px;}
#tx_1158{left:96px;bottom:272px;letter-spacing:0.13px;word-spacing:0.01px;}
#ty_1158{left:96px;bottom:250px;letter-spacing:0.16px;word-spacing:0.01px;}
#tz_1158{left:96px;bottom:228px;letter-spacing:0.13px;}
#t10_1158{left:96px;bottom:197px;letter-spacing:0.14px;}
#t11_1158{left:96px;bottom:175px;letter-spacing:0.13px;word-spacing:0.01px;}
#t12_1158{left:96px;bottom:153px;letter-spacing:0.13px;}
#t13_1158{left:96px;bottom:131px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_1158{left:96px;bottom:109px;letter-spacing:0.13px;}
#t15_1158{left:100px;bottom:733px;letter-spacing:-0.13px;}
#t16_1158{left:428px;bottom:733px;letter-spacing:-0.18px;}
#t17_1158{left:516px;bottom:733px;letter-spacing:-0.18px;}
#t18_1158{left:824px;bottom:733px;}
#t19_1158{left:279px;bottom:701px;letter-spacing:-0.12px;}
#t1a_1158{left:657px;bottom:701px;letter-spacing:-0.18px;}
#t1b_1158{left:104px;bottom:631px;letter-spacing:-0.12px;}
#t1c_1158{left:228px;bottom:631px;letter-spacing:-0.15px;}
#t1d_1158{left:311px;bottom:631px;letter-spacing:-0.12px;}
#t1e_1158{left:586px;bottom:639px;letter-spacing:-0.11px;}
#t1f_1158{left:586px;bottom:623px;letter-spacing:-0.48px;}
#t1g_1158{left:113px;bottom:600px;letter-spacing:-0.16px;}
#t1h_1158{left:236px;bottom:600px;}
#t1i_1158{left:319px;bottom:600px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_1158{left:594px;bottom:600px;letter-spacing:-0.18px;}
#t1k_1158{left:113px;bottom:578px;letter-spacing:-0.16px;}
#t1l_1158{left:236px;bottom:578px;letter-spacing:-0.21px;}
#t1m_1158{left:319px;bottom:578px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1n_1158{left:594px;bottom:578px;letter-spacing:-0.14px;}
#t1o_1158{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1158{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1158{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1158{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1158{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_1158{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1158{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1158{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1158{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_1158{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_1158{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1158" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1158Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1158" style="-webkit-user-select: none;"><object width="935" height="1210" data="1158/1158.svg" type="image/svg+xml" id="pdf1158" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1158" class="t s1_1158">703 </span><span id="t2_1158" class="t s2_1158">Platform Quality of Service (PQOS) Extension </span>
<span id="t3_1158" class="t s1_1158">AMD64 Technology </span><span id="t4_1158" class="t s1_1158">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1158" class="t s3_1158">classes supported is (MAX_COS+1). </span>
<span id="t6_1158" class="t s3_1158">Each of the L3_MASK_n registers contain a bitmask where each bit represents a fixed portion of the </span>
<span id="t7_1158" class="t s3_1158">L3 cache into which COS &lt;n&gt; is allowed to allocate. The length of the bit mask is implementation- </span>
<span id="t8_1158" class="t s3_1158">dependent and returned by CPUID Fn0000_0010_EAX_x1[CBM_LEN](bits 4:0). The length is zero </span>
<span id="t9_1158" class="t s3_1158">based, thus CBM_LEN=15 would indicate that the cache is partitioned into 16 sections for L3 </span>
<span id="ta_1158" class="t s3_1158">allocation purposes. </span>
<span id="tb_1158" class="t s3_1158">Once the L3_MASK_n registers are configured with the desired L3 cache allocations, threads can be </span>
<span id="tc_1158" class="t s3_1158">assigned a COS using the PQR_ASSOC register as described in Section 19.3.1 “PQM MSRs” on </span>
<span id="td_1158" class="t s3_1158">page 689. </span>
<span id="te_1158" class="t s4_1158">19.4.2.1 </span><span id="tf_1158" class="t s4_1158">L3_MASK_n MSRs </span>
<span id="tg_1158" class="t s3_1158">The format of the L3_MASK_n registers is shown in Figure 19</span><span id="th_1158" class="t s5_1158">-</span><span id="ti_1158" class="t s3_1158">8 below. </span>
<span id="tj_1158" class="t s6_1158">Figure 19</span><span id="tk_1158" class="t s7_1158">-</span><span id="tl_1158" class="t s6_1158">8. </span><span id="tm_1158" class="t s6_1158">L3_MASK_n </span>
<span id="tn_1158" class="t s4_1158">19.4.2.2 </span><span id="to_1158" class="t s4_1158">Using L3 CAT </span>
<span id="tp_1158" class="t s3_1158">System software sets bits in the L3_MASK_n registers to indicate the portions of the L3 cache that </span>
<span id="tq_1158" class="t s3_1158">may be used by a given COS &lt;n&gt;. For example, if CBM_LEN for a given implementation is 15, then </span>
<span id="tr_1158" class="t s3_1158">each set bit in the L3_MASK_n represents 1/16 of the cache which may be used by processors </span>
<span id="ts_1158" class="t s3_1158">running with COS = &lt;n&gt;. </span>
<span id="tt_1158" class="t s3_1158">If two or more different Classes of Service have set bits in the same position in their respective </span>
<span id="tu_1158" class="t s3_1158">L3_MASK_n registers, that portion of the cache is competitively shared by logical processors </span>
<span id="tv_1158" class="t s3_1158">running with those COS values. </span>
<span id="tw_1158" class="t s3_1158">After configuring the L3_Mask_n registers with the desired L3 allocations, system software can set </span>
<span id="tx_1158" class="t s3_1158">PQR_ASSOC[COS] to specify the Class of Service for the currently active thread. If the value </span>
<span id="ty_1158" class="t s3_1158">written to PQR_ASSOC[COS] exceeds CPUID Fn0000_00010_EDX_x1[MAX_COS], a #GP(0) </span>
<span id="tz_1158" class="t s3_1158">exception is signaled. </span>
<span id="t10_1158" class="t s3_1158">Some products may implement L3 Cache Allocation Enforcement by allocating some number of </span>
<span id="t11_1158" class="t s3_1158">ways of the L3 cache for each set bit in the L3_MASK register, but this will not necessarily be true </span>
<span id="t12_1158" class="t s3_1158">for all implementations and software should not rely on that interpretation. However, because this is </span>
<span id="t13_1158" class="t s3_1158">one possible implementation, it is possible that use of CAT will reduce the effective associativity </span>
<span id="t14_1158" class="t s3_1158">available to processes running using an L3_MASK which does not have all the bits set. </span>
<span id="t15_1158" class="t s8_1158">63 </span><span id="t16_1158" class="t s8_1158">CMB_LEN+1 </span><span id="t17_1158" class="t s8_1158">CMB_LEN </span><span id="t18_1158" class="t s8_1158">0 </span>
<span id="t19_1158" class="t s8_1158">Reserved </span><span id="t1a_1158" class="t s8_1158">MASK </span>
<span id="t1b_1158" class="t s9_1158">Bits </span><span id="t1c_1158" class="t s9_1158">Mnemonic </span><span id="t1d_1158" class="t s9_1158">Description </span>
<span id="t1e_1158" class="t s9_1158">Access </span>
<span id="t1f_1158" class="t s9_1158">Type </span>
<span id="t1g_1158" class="t s8_1158">63:CBM_LEN+1 </span><span id="t1h_1158" class="t s8_1158">– </span><span id="t1i_1158" class="t s8_1158">Reserved, read as zero </span><span id="t1j_1158" class="t s8_1158">RAZ </span>
<span id="t1k_1158" class="t s8_1158">CBM_LEN:0 </span><span id="t1l_1158" class="t s8_1158">MASK </span><span id="t1m_1158" class="t s8_1158">L3 Cache Allocation Mask </span><span id="t1n_1158" class="t s8_1158">R/W </span>
<span id="t1o_1158" class="t sa_1158">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
