Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue May 26 21:58:11 2020
| Host              : silvio-pc running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.014        0.000                      0                17008        0.012        0.000                      0                17008        3.826        0.000                       0                  6394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.328}      10.656          93.844          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.014        0.000                      0                16912        0.012        0.000                      0                16912        3.826        0.000                       0                  6394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.917        0.000                      0                   96        0.184        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 5.094ns (69.203%)  route 2.267ns (30.797%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 12.577 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.916ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.269     9.278    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X6Y9           LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     9.341 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.168     9.509    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y9           LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     9.573 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.060     9.633    design_1_i/GrayScale_Accel_1/inst/S[3]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.754    12.577    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]/C
                         clock pessimism              0.175    12.752    
                         clock uncertainty           -0.132    12.620    
    SLICE_X7Y9           FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    12.647    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 5.093ns (69.227%)  route 2.264ns (30.773%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 12.577 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.916ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.269     9.278    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X6Y9           LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     9.341 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.168     9.509    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y9           LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     9.572 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[21]_i_1/O
                         net (fo=1, routed)           0.057     9.629    design_1_i/GrayScale_Accel_1/inst/S[5]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.754    12.577    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]/C
                         clock pessimism              0.175    12.752    
                         clock uncertainty           -0.132    12.620    
    SLICE_X7Y9           FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    12.647    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 5.112ns (69.627%)  route 2.230ns (30.373%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 12.577 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.916ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.269     9.278    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X6Y9           LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     9.341 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.168     9.509    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y9           LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.082     9.591 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[22]_i_1/O
                         net (fo=1, routed)           0.023     9.614    design_1_i/GrayScale_Accel_1/inst/S[6]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.754    12.577    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]/C
                         clock pessimism              0.175    12.752    
                         clock uncertainty           -0.132    12.620    
    SLICE_X7Y9           FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    12.647    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 5.110ns (69.628%)  route 2.229ns (30.372%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 12.577 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.916ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.269     9.278    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X6Y9           LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     9.341 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.168     9.509    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y9           LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     9.589 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.022     9.611    design_1_i/GrayScale_Accel_1/inst/S[4]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.754    12.577    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]/C
                         clock pessimism              0.175    12.752    
                         clock uncertainty           -0.132    12.620    
    SLICE_X7Y9           FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    12.647    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 5.069ns (69.696%)  route 2.204ns (30.304%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 12.573 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.916ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.269     9.278    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X6Y9           LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     9.341 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4/O
                         net (fo=5, routed)           0.107     9.448    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_4_n_0
    SLICE_X7Y9           LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     9.487 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_2/O
                         net (fo=1, routed)           0.058     9.545    design_1_i/GrayScale_Accel_1/inst/S[7]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.750    12.573    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]/C
                         clock pessimism              0.175    12.748    
                         clock uncertainty           -0.132    12.616    
    SLICE_X7Y9           FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.643    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 5.082ns (70.281%)  route 2.149ns (29.719%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 12.573 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.916ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.321     9.330    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y9           LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     9.445 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.058     9.503    design_1_i/GrayScale_Accel_1/inst/S[2]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.750    12.573    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]/C
                         clock pessimism              0.175    12.748    
                         clock uncertainty           -0.132    12.616    
    SLICE_X7Y9           FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    12.643    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 5.030ns (70.105%)  route 2.145ns (29.895%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 12.573 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.916ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.316     9.325    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y9           LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     9.388 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.059     9.447    design_1_i/GrayScale_Accel_1/inst/S[0]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.750    12.573    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]/C
                         clock pessimism              0.175    12.748    
                         clock uncertainty           -0.132    12.616    
    SLICE_X7Y9           FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.643    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 5.050ns (70.541%)  route 2.109ns (29.459%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 12.573 - 10.656 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 1.014ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.916ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.065     2.272    design_1_i/GrayScale_Accel_1/inst/ConvertB/CLK
    DSP48E2_X0Y3         DSP_A_B_DATA                                 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[26])
                                                      0.301     2.573 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     2.573    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X0Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.098     2.671 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     2.671    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X0Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.647     3.318 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.318    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y3         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     3.377 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.377    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y3         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     4.076 f  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.076    design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.235 r  design_1_i/GrayScale_Accel_1/inst/ConvertB/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     4.277    design_1_i/GrayScale_Accel_1/inst/S0/PCIN[47]
    DSP48E2_X0Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.975 f  design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.975    design_1_i/GrayScale_Accel_1/inst/S0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.134 r  design_1_i/GrayScale_Accel_1/inst/S0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.150    design_1_i/GrayScale_Accel_1/inst/S0__0/PCIN[47]
    DSP48E2_X0Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.848 f  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.848    design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.989 r  design_1_i/GrayScale_Accel_1/inst/S0__0/DSP_OUTPUT_INST/P[3]
                         net (fo=9, routed)           0.391     6.380    design_1_i/GrayScale_Accel_1/inst/S0__0_n_102
    SLICE_X5Y9           LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     6.554 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27/O
                         net (fo=1, routed)           0.291     6.845    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[23]_i_27_n_0
    SLICE_X5Y7           CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     6.982 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6/CO[7]
                         net (fo=1, routed)           0.028     7.010    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_6_n_0
    SLICE_X5Y8           CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.139 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3/O[6]
                         net (fo=17, routed)          0.324     7.463    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[23]_i_3_n_9
    SLICE_X6Y10          LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     7.611 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73/O
                         net (fo=1, routed)           0.008     7.619    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_73_n_0
    SLICE_X6Y10          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     7.814 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56/CO[7]
                         net (fo=1, routed)           0.028     7.842    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_56_n_0
    SLICE_X6Y11          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.939 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40/O[1]
                         net (fo=3, routed)           0.165     8.104    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_40_n_14
    SLICE_X6Y13          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.218 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6/O
                         net (fo=1, routed)           0.203     8.421    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_6_n_0
    SLICE_X6Y13          CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.136     8.557 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2/O[2]
                         net (fo=5, routed)           0.257     8.814    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_2_n_13
    SLICE_X5Y12          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.914 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18/O
                         net (fo=1, routed)           0.017     8.931    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[18]_i_18_n_0
    SLICE_X5Y12          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[6])
                                                      0.078     9.009 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3/CO[6]
                         net (fo=4, routed)           0.316     9.325    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[18]_i_3_n_1
    SLICE_X7Y9           LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     9.408 r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.023     9.431    design_1_i/GrayScale_Accel_1/inst/S[1]
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.750    12.573    design_1_i/GrayScale_Accel_1/inst/s00_axis_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]/C
                         clock pessimism              0.175    12.748    
                         clock uncertainty           -0.132    12.616    
    SLICE_X7Y9           FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    12.643    design_1_i/GrayScale_Accel_1/inst/s_s00_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.141ns (27.089%)  route 3.071ns (72.911%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.928     2.135    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.659     2.794 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.336     4.130    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X14Y45         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     4.196 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.400     4.596    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_15_n_0
    SLICE_X12Y45         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.773 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_9__0/O
                         net (fo=1, routed)           0.296     5.069    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70__30
    SLICE_X11Y46         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     5.131 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_5/O
                         net (fo=1, routed)           0.354     5.485    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     5.549 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_2/O
                         net (fo=2, routed)           0.221     5.770    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_avalid_qual_i073_in
    SLICE_X9Y46          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.883 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[2]_i_1/O
                         net (fo=2, routed)           0.464     6.347    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[2]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X9Y46          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.175    12.745    
                         clock uncertainty           -0.132    12.613    
    SLICE_X9Y46          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    12.571    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.141ns (27.089%)  route 3.071ns (72.911%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.928     2.135    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.659     2.794 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ARID[5]
                         net (fo=17, routed)          1.336     4.130    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[5]
    SLICE_X14Y45         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     4.196 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.400     4.596    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_15_n_0
    SLICE_X12Y45         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.773 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_9__0/O
                         net (fo=1, routed)           0.296     5.069    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_70__30
    SLICE_X11Y46         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     5.131 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_5/O
                         net (fo=1, routed)           0.354     5.485    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     5.549 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_2/O
                         net (fo=2, routed)           0.221     5.770    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_avalid_qual_i073_in
    SLICE_X9Y46          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.883 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[2]_i_1/O
                         net (fo=2, routed)           0.464     6.347    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[2]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X9Y46          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.175    12.745    
                         clock uncertainty           -0.132    12.613    
    SLICE_X9Y46          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    12.571    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  6.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.070ns (39.773%)  route 0.106ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.718ns (routing 0.916ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.011ns (routing 1.014ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.718     1.885    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X13Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.955 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.106     2.061    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X14Y26         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.011     2.218    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X14Y26         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4/CLK
                         clock pessimism             -0.175     2.043    
    SLICE_X14Y26         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.006     2.049    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.070ns (36.082%)  route 0.124ns (63.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.737ns (routing 0.916ns, distribution 0.821ns)
  Clock Net Delay (Destination): 2.000ns (routing 1.014ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.737     1.904    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X13Y2          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.974 r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     2.098    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_reg[2]
    SLICE_X12Y3          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.000     2.207    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X12Y3          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism             -0.175     2.032    
    SLICE_X12Y3          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     2.085    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.070ns (34.826%)  route 0.131ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.717ns (routing 0.916ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.014ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.717     1.884    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X12Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.954 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]/Q
                         net (fo=3, routed)           0.131     2.085    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg__0[11]
    SLICE_X8Y28          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.986     2.193    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y28          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
                         clock pessimism             -0.175     2.018    
    SLICE_X8Y28          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.071    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.483%)  route 0.133ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.699ns (routing 0.916ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.014ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.699     1.866    design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X18Y14         FDRE                                         r  design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.936 r  design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[34]/Q
                         net (fo=1, routed)           0.133     2.069    design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[34]
    SLICE_X17Y15         FDRE                                         r  design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.968     2.175    design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y15         FDRE                                         r  design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[34]/C
                         clock pessimism             -0.176     1.999    
    SLICE_X17Y15         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.054    design_1_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.071ns (36.979%)  route 0.121ns (63.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.745ns (routing 0.916ns, distribution 0.829ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.014ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.745     1.912    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X6Y9           FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.983 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/Q
                         net (fo=2, routed)           0.121     2.104    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[0]
    SLICE_X10Y8          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.001     2.208    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X10Y8          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]/C
                         clock pessimism             -0.175     2.033    
    SLICE_X10Y8          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.088    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.012ns (routing 0.518ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.577ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.012     1.123    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X11Y3          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.162 r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.033     1.195    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync1_reg[6]
    SLICE_X11Y3          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.144     1.282    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X11Y3          FDRE                                         r  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.153     1.129    
    SLICE_X11Y3          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.176    design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.001ns (routing 0.518ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.577ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.001     1.112    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.151 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[41]/Q
                         net (fo=1, routed)           0.033     1.184    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[41]
    SLICE_X13Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.130     1.268    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[41]/C
                         clock pessimism             -0.150     1.118    
    SLICE_X13Y9          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.165    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.014ns (routing 0.518ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.577ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.014     1.125    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.164 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[42]/Q
                         net (fo=1, routed)           0.033     1.197    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[42]
    SLICE_X12Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.147     1.285    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X12Y9          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism             -0.154     1.131    
    SLICE_X12Y9          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.178    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.015ns (routing 0.518ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.577ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.015     1.126    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.165 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/Q
                         net (fo=1, routed)           0.033     1.198    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[3]
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.146     1.284    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]/C
                         clock pessimism             -0.152     1.132    
    SLICE_X8Y51          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.179    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.008ns (routing 0.518ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.577ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.008     1.119    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X11Y6          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[10]/Q
                         net (fo=1, routed)           0.033     1.191    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[10]
    SLICE_X11Y6          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.138     1.276    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X11Y6          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                         clock pessimism             -0.151     1.125    
    SLICE_X11Y6          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.172    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.328 }
Period(ns):         10.656
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.656      7.656      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X2Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X2Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X2Y2  design_1_i/GrayScale_Accel_1/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X4Y61  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X4Y61  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X4Y61  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.328       4.755      SLICE_X4Y61  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.138    12.708    
                         clock uncertainty           -0.132    12.576    
    SLICE_X8Y51          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    12.504    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.138    12.708    
                         clock uncertainty           -0.132    12.576    
    SLICE_X8Y51          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    12.504    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 12.570 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.747    12.570    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.138    12.708    
                         clock uncertainty           -0.132    12.576    
    SLICE_X8Y51          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    12.504    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.246ns (18.693%)  route 1.070ns (81.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 12.574 - 10.656 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.014ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.916ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        2.064     2.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y61          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.368 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.375     2.743    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.892 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.695     3.587    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y51          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.751    12.574    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y51          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.138    12.712    
                         clock uncertainty           -0.132    12.580    
    SLICE_X7Y51          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    12.508    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  8.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.008ns (routing 0.518ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.008     1.119    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.158 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.186    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.209 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.299    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y50          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y50          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.144     1.135    
    SLICE_X8Y50          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.115    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.008ns (routing 0.518ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.008     1.119    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.158 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.186    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.209 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.299    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X8Y50          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y50          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.144     1.135    
    SLICE_X8Y50          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.115    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.008ns (routing 0.518ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.008     1.119    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.158 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.186    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.209 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.299    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y50          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.144     1.135    
    SLICE_X8Y50          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.115    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.008ns (routing 0.518ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.577ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.008     1.119    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y50          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.158 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.186    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y50          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.209 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.090     1.299    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y50          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.141     1.279    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y50          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.144     1.135    
    SLICE_X8Y50          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.115    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.062ns (27.313%)  route 0.165ns (72.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.368    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y66          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y66          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.111     1.200    
    SLICE_X4Y66          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.062ns (27.313%)  route 0.165ns (72.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.368    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.111     1.200    
    SLICE_X4Y66          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.062ns (27.434%)  route 0.164ns (72.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.577ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.367    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y66          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.172     1.310    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y66          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.111     1.199    
    SLICE_X4Y66          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.179    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.062ns (27.434%)  route 0.164ns (72.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.577ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.367    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.172     1.310    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.111     1.199    
    SLICE_X4Y66          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.179    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.062ns (27.434%)  route 0.164ns (72.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.577ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.367    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.172     1.310    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.111     1.199    
    SLICE_X4Y66          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.179    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.062ns (27.434%)  route 0.164ns (72.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.030ns (routing 0.518ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.577ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.030     1.141    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.181 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.233    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y66          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.255 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.367    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X4Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6409, routed)        1.172     1.310    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.111     1.199    
    SLICE_X4Y66          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.179    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.188    





