$date
	Sun Oct 23 07:23:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#519923
b10 !
1"
#519926
b10 &
b10 %
1$
#519927
0"
#519930
b1 &
b1 %
1#
#519934
b0 &
0#
b0 %
0$
#1568183
b10000 !
1"
#1568186
b10000 &
b10000 %
1$
#1568187
0"
#1568190
b1000 &
b1000 %
#1568194
b100 &
b100 %
#1568198
b10 &
b10 %
#1568202
b1 &
b1 %
1#
#1568206
b0 &
0#
b0 %
0$
#2498881
b11100 !
1"
#2498882
b11100 &
b11100 %
1$
#2498883
0"
#2498886
b1110 &
b1110 %
#2498890
b111 &
b111 %
#2498894
b10110 &
b10110 %
#2498898
b1011 &
b1011 %
#2498902
b100010 &
b100010 %
#2498906
b10001 &
b10001 %
#2498910
b110100 &
b110100 %
#2498914
b11010 &
b11010 %
#2498918
b1101 &
b1101 %
#2498922
b101000 &
b101000 %
#2498926
b10100 &
b10100 %
#2498930
b1010 &
b1010 %
#2498934
b101 &
b101 %
#2498938
b10000 &
b10000 %
#2498942
b1000 &
b1000 %
#2498946
b100 &
b100 %
#2498950
b10 &
b10 %
#2498954
b1 &
b1 %
1#
#2498958
b0 &
0#
b0 %
0$
#4500012
