
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd"
set_global_assignment -name VHDL_FILE "/home/joo/cpre381/EverythingProject2/CPRE381/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd"
