design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/25_03_07_SarsaNada_e10,SarsaNada_e10,RUN_2025.08.09_16.43.46,flow completed,0h1m35s0ms,0h1m6s0ms,6400.0,0.0025,6400.0,-1,10.119,483.35,8,0,0,0,0,0,0,0,0,0,0,0,250,89,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,13867.0,0.0,4.82,2.31,0.71,0.0,0.0,17,23,8,14,0,0,0,13,1,0,2,0,4,2,2,0,4,4,4,85,12,0,13,16,126,1051.0079999999998,1.66e-06,3.24e-06,7.92e-08,2.01e-06,4.11e-06,1.63e-10,2.22e-06,4.85e-06,1.93e-10,0.6699999999999999,10.0,100.0,10,1,100,6.795,9.660,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
