### Description:
Module name `ddr3_256_32`, instantiated as `u_ddr3_256_32`.
This module is generated from Xilinx IP [[ddr3_256_32.xci]].

This module serves as MIG <sub>(Memory Interface Generator)</sub> User Interface instantiation.


***
### Related docs:
* [Xilinx UG586](https://docs.xilinx.com/v/u/en-US/ug586_7Series_MIS) - Memory Interface Solutions