Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Aug 22 01:31:49 2019
| Host         : FPGA1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file eFPGA_top_control_sets_placed.rpt
| Design       : eFPGA_top
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             825 |          658 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              97 |           28 |
| Yes          | No                    | No                     |             462 |          178 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                          |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                                                 | INST_config_UART/out0                        |                1 |              1 |
|  CLK_IBUF_BUFG |                                                                 | INST_config_UART/LocalWriteStrobe            |                2 |              3 |
|  CLK_IBUF_BUFG | INST_config_UART/FSM_sequential_ComState[3]_i_1_n_0             |                                              |                2 |              4 |
|  CLK_IBUF_BUFG | INST_config_UART/HighReg                                        |                                              |                1 |              4 |
|  CLK_IBUF_BUFG | INST_config_UART/FSM_onehot_PresentState[6]_i_1_n_0             |                                              |                2 |              7 |
|  CLK_IBUF_BUFG | INST_config_UART/Data_Reg_1                                     |                                              |                2 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/WriteData[15]_i_1_n_0                          |                                              |                4 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/Command_Reg[7]_i_1_n_0                         |                                              |                2 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/ID_Reg[7]_i_1_n_0                              |                                              |                3 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/ID_Reg[23]_i_1_n_0                             |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/ID_Reg[15]_i_1_n_0                             |                                              |                2 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/HexData_0                                      |                                              |                2 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/WriteData[23]_i_1_n_0                          |                                              |                2 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/WriteData[7]_i_1_n_0                           |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | INST_config_UART/WriteData[31]_i_1_n_0                          |                                              |                3 |              8 |
|  CLK_IBUF_BUFG |                                                                 | INST_config_UART/ComCount_3                  |                4 |             13 |
|  CLK_IBUF_BUFG | INST_config_UART/TimeToSendCounter[0]_i_2_n_0                   | INST_config_UART/TimeToSendCounter0          |                4 |             15 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y6_DSP_bot/Inst_MULADD/BD_reg_reg[1]_17       |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y6_DSP_bot/Inst_MULADD/W_en                   |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X1Y1_RegFile/Inst_RegFile_32x4/W_en             |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X1Y7_RegFile/Inst_RegFile_32x4/W_en             |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y4_DSP_bot/Inst_MULADD/W_en                   |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y8_DSP_bot/Inst_MULADD/W_en                   |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y2_DSP_bot/Inst_MULADD/W_en                   |                                              |                2 |             16 |
|  CLK_IBUF_BUFG | Inst_eFPGA/Tile_X2Y4_DSP_bot/Inst_MULADD/BD_reg_reg[1]_18       |                                              |                2 |             16 |
|  CLK_IBUF_BUFG |                                                                 | Inst_eFPGA/Tile_X2Y4_DSP_bot/Inst_MULADD/clr |                5 |             20 |
|  CLK_IBUF_BUFG |                                                                 | Inst_eFPGA/Tile_X2Y8_DSP_bot/Inst_MULADD/clr |                5 |             20 |
|  CLK_IBUF_BUFG |                                                                 | Inst_eFPGA/Tile_X2Y2_DSP_bot/Inst_MULADD/clr |                6 |             20 |
|  CLK_IBUF_BUFG | INST_config_UART/CRCReg[0]_i_1_n_0                              | INST_config_UART/Command_Reg                 |                5 |             20 |
|  CLK_IBUF_BUFG |                                                                 | Inst_eFPGA/Tile_X2Y6_DSP_bot/Inst_MULADD/clr |                5 |             20 |
|  CLK_IBUF_BUFG | INST_config_UART/FrameAddressRegister                           |                                              |               17 |             33 |
|  CLK_IBUF_BUFG | INST_config_UART/p_2_in                                         |                                              |               13 |             38 |
|  CLK_IBUF_BUFG | INST_config_UART/p_6_in                                         |                                              |               16 |             40 |
|  CLK_IBUF_BUFG | INST_config_UART/p_5_in                                         |                                              |               20 |             40 |
|  CLK_IBUF_BUFG | INST_config_UART/p_0_in                                         |                                              |               18 |             40 |
|  CLK_IBUF_BUFG | INST_config_UART/p_4_in                                         |                                              |               18 |             42 |
|  CLK_IBUF_BUFG | INST_config_UART/p_3_in                                         |                                              |               12 |             42 |
|  CLK_IBUF_BUFG | INST_config_UART/L_RowRegister[6].FrameRegister_reg[221]_rep__0 |                                              |               17 |             46 |
|  CLK_IBUF_BUFG | INST_config_UART/L_RowRegister[3].FrameRegister_reg[117]_rep    |                                              |               20 |             46 |
|  CLK_IBUF_BUFG |                                                                 |                                              |              658 |            825 |
+----------------+-----------------------------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 7      |                     1 |
| 8      |                    10 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                    23 |
+--------+-----------------------+


