

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Aug  4 19:02:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_2_fp3_ap_r3_r3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18421|  18421|  18421|  18421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  18420|  18420|      3070|          -|          -|     6|    no    |
        | + Row_Loop             |   3068|   3068|       236|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    461|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|     217|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     283|    843|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U11  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_534_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_401_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln16_fu_463_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln29_2_fu_727_p2   |     +    |      0|  0|  12|          13|          13|
    |add_ln29_fu_696_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln36_3_fu_558_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln36_4_fu_593_p2   |     +    |      0|  0|  12|           9|           9|
    |add_ln36_5_fu_605_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln36_6_fu_636_p2   |     +    |      0|  0|  12|           8|           8|
    |add_ln36_fu_457_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln37_fu_651_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln38_fu_489_p2     |     +    |      0|  0|  13|           4|           1|
    |c_fu_475_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_383_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_525_p2            |     +    |      0|  0|  15|           5|           5|
    |j_fu_687_p2            |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_681_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_519_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_413_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_fu_721_p2     |     -    |      0|  0|  12|          13|          13|
    |sub_ln36_1_fu_630_p2   |     -    |      0|  0|  12|           8|           8|
    |sub_ln36_fu_587_p2     |     -    |      0|  0|  12|           9|           9|
    |and_ln29_2_fu_814_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_808_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_377_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_407_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_469_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_513_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_675_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_4_fu_778_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_5_fu_790_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_6_fu_796_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_772_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln37_fu_657_p2    |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln38_fu_495_p2    |   icmp   |      0|  0|   9|           4|           2|
    |or_ln29_2_fu_802_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_784_p2      |    or    |      0|  0|   2|           1|           1|
    |max_3_fu_820_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln37_fu_663_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln38_fu_501_p3  |  select  |      0|  0|   4|           1|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 461|         239|         192|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  44|          9|    1|          9|
    |c_0_reg_281         |   9|          2|    4|          8|
    |f_0_reg_236         |   9|          2|    3|          6|
    |max_0_reg_316       |   9|          2|   32|         64|
    |max_1_reg_348       |   9|          2|   32|         64|
    |mpc_0_reg_360       |   9|          2|    2|          4|
    |mpr_0_reg_337       |   9|          2|    2|          4|
    |phi_mul9_reg_258    |   9|          2|    9|         18|
    |phi_mul_reg_292     |   9|          2|    9|         18|
    |phi_urem11_reg_269  |   9|          2|    4|          8|
    |phi_urem_reg_304    |   9|          2|    4|          8|
    |r_0_reg_247         |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 143|         31|  106|        219|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_850     |   9|   0|    9|          0|
    |add_ln16_reg_882     |   9|   0|    9|          0|
    |add_ln36_reg_877     |   7|   0|    7|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_281          |   4|   0|    4|          0|
    |c_reg_890            |   4|   0|    4|          0|
    |f_0_reg_236          |   3|   0|    3|          0|
    |f_reg_830            |   3|   0|    3|          0|
    |max_0_reg_316        |  32|   0|   32|          0|
    |max_1_reg_348        |  32|   0|   32|          0|
    |max_reg_939          |  32|   0|   32|          0|
    |mpc_0_reg_360        |   2|   0|    2|          0|
    |mpc_reg_929          |   2|   0|    2|          0|
    |mpr_0_reg_337        |   2|   0|    2|          0|
    |mpr_reg_908          |   2|   0|    2|          0|
    |mul_ln29_reg_913     |   9|   0|   10|          1|
    |phi_mul9_reg_258     |   9|   0|    9|          0|
    |phi_mul_reg_292      |   9|   0|    9|          0|
    |phi_urem11_reg_269   |   4|   0|    4|          0|
    |phi_urem_reg_304     |   4|   0|    4|          0|
    |r_0_reg_247          |   4|   0|    4|          0|
    |r_reg_858            |   4|   0|    4|          0|
    |shl_ln2_reg_895      |   4|   0|    5|          1|
    |shl_ln_reg_863       |   4|   0|    5|          1|
    |trunc_ln36_reg_868   |   3|   0|    3|          0|
    |zext_ln13_2_reg_840  |   3|   0|    8|          5|
    |zext_ln13_3_reg_845  |   3|   0|    9|          6|
    |zext_ln13_reg_835    |   3|   0|   13|         10|
    |zext_ln36_4_reg_872  |   3|   0|    7|          4|
    +---------------------+----+----+-----+-----------+
    |Total                | 217|   0|  245|         28|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_out_address0          | out |   12|  ap_memory |     conv_out     |     array    |
|conv_out_ce0               | out |    1|  ap_memory |     conv_out     |     array    |
|conv_out_q0                |  in |   32|  ap_memory |     conv_out     |     array    |
|max_pool_out_0_0_address0  | out |    8|  ap_memory | max_pool_out_0_0 |     array    |
|max_pool_out_0_0_ce0       | out |    1|  ap_memory | max_pool_out_0_0 |     array    |
|max_pool_out_0_0_we0       | out |    1|  ap_memory | max_pool_out_0_0 |     array    |
|max_pool_out_0_0_d0        | out |   32|  ap_memory | max_pool_out_0_0 |     array    |
|max_pool_out_0_1_address0  | out |    7|  ap_memory | max_pool_out_0_1 |     array    |
|max_pool_out_0_1_ce0       | out |    1|  ap_memory | max_pool_out_0_1 |     array    |
|max_pool_out_0_1_we0       | out |    1|  ap_memory | max_pool_out_0_1 |     array    |
|max_pool_out_0_1_d0        | out |   32|  ap_memory | max_pool_out_0_1 |     array    |
|max_pool_out_0_2_address0  | out |    7|  ap_memory | max_pool_out_0_2 |     array    |
|max_pool_out_0_2_ce0       | out |    1|  ap_memory | max_pool_out_0_2 |     array    |
|max_pool_out_0_2_we0       | out |    1|  ap_memory | max_pool_out_0_2 |     array    |
|max_pool_out_0_2_d0        | out |   32|  ap_memory | max_pool_out_0_2 |     array    |
|max_pool_out_1_0_address0  | out |    7|  ap_memory | max_pool_out_1_0 |     array    |
|max_pool_out_1_0_ce0       | out |    1|  ap_memory | max_pool_out_1_0 |     array    |
|max_pool_out_1_0_we0       | out |    1|  ap_memory | max_pool_out_1_0 |     array    |
|max_pool_out_1_0_d0        | out |   32|  ap_memory | max_pool_out_1_0 |     array    |
|max_pool_out_1_1_address0  | out |    7|  ap_memory | max_pool_out_1_1 |     array    |
|max_pool_out_1_1_ce0       | out |    1|  ap_memory | max_pool_out_1_1 |     array    |
|max_pool_out_1_1_we0       | out |    1|  ap_memory | max_pool_out_1_1 |     array    |
|max_pool_out_1_1_d0        | out |   32|  ap_memory | max_pool_out_1_1 |     array    |
|max_pool_out_1_2_address0  | out |    7|  ap_memory | max_pool_out_1_2 |     array    |
|max_pool_out_1_2_ce0       | out |    1|  ap_memory | max_pool_out_1_2 |     array    |
|max_pool_out_1_2_we0       | out |    1|  ap_memory | max_pool_out_1_2 |     array    |
|max_pool_out_1_2_d0        | out |   32|  ap_memory | max_pool_out_1_2 |     array    |
|max_pool_out_2_0_address0  | out |    7|  ap_memory | max_pool_out_2_0 |     array    |
|max_pool_out_2_0_ce0       | out |    1|  ap_memory | max_pool_out_2_0 |     array    |
|max_pool_out_2_0_we0       | out |    1|  ap_memory | max_pool_out_2_0 |     array    |
|max_pool_out_2_0_d0        | out |   32|  ap_memory | max_pool_out_2_0 |     array    |
|max_pool_out_2_1_address0  | out |    7|  ap_memory | max_pool_out_2_1 |     array    |
|max_pool_out_2_1_ce0       | out |    1|  ap_memory | max_pool_out_2_1 |     array    |
|max_pool_out_2_1_we0       | out |    1|  ap_memory | max_pool_out_2_1 |     array    |
|max_pool_out_2_1_d0        | out |   32|  ap_memory | max_pool_out_2_1 |     array    |
|max_pool_out_2_2_address0  | out |    7|  ap_memory | max_pool_out_2_2 |     array    |
|max_pool_out_2_2_ce0       | out |    1|  ap_memory | max_pool_out_2_2 |     array    |
|max_pool_out_2_2_we0       | out |    1|  ap_memory | max_pool_out_2_2 |     array    |
|max_pool_out_2_2_d0        | out |   32|  ap_memory | max_pool_out_2_2 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn/max_pool_1.cpp:10]   --->   Operation 11 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 13 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [cnn/max_pool_1.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [cnn/max_pool_1.cpp:11]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnn/max_pool_1.cpp:11]   --->   Operation 16 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [cnn/max_pool_1.cpp:13]   --->   Operation 17 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i3 %f_0 to i8" [cnn/max_pool_1.cpp:13]   --->   Operation 18 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i3 %f_0 to i9" [cnn/max_pool_1.cpp:13]   --->   Operation 19 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_1.cpp:13]   --->   Operation 20 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 21 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 22 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i9 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 23 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_urem11 = phi i4 [ 0, %Filter_Loop_begin ], [ %select_ln38, %Row_Loop_end ]" [cnn/max_pool_1.cpp:38]   --->   Operation 24 'phi' 'phi_urem11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %phi_mul9, 22" [cnn/max_pool_1.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn/max_pool_1.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 27 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn/max_pool_1.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn/max_pool_1.cpp:14]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn/max_pool_1.cpp:14]   --->   Operation 31 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %phi_urem11 to i3" [cnn/max_pool_1.cpp:36]   --->   Operation 33 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul9, i32 6, i32 8)" [cnn/max_pool_1.cpp:36]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %tmp_1 to i7" [cnn/max_pool_1.cpp:36]   --->   Operation 35 'zext' 'zext_ln36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1, i2 0)" [cnn/max_pool_1.cpp:36]   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i5 %tmp_2 to i7" [cnn/max_pool_1.cpp:36]   --->   Operation 37 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln36 = add i7 %zext_ln36_4, %zext_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 38 'add' 'add_ln36' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [cnn/max_pool_1.cpp:16]   --->   Operation 39 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)" [cnn/max_pool_1.cpp:39]   --->   Operation 40 'specregionend' 'empty_25' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 41 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 42 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [cnn/max_pool_1.cpp:16]   --->   Operation 43 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 [ 0, %Row_Loop_begin ], [ %select_ln37, %Col_Loop_end ]" [cnn/max_pool_1.cpp:37]   --->   Operation 44 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %phi_mul, 22" [cnn/max_pool_1.cpp:16]   --->   Operation 45 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 46 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 47 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 48 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn/max_pool_1.cpp:16]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn/max_pool_1.cpp:17]   --->   Operation 51 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 52 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %4" [cnn/max_pool_1.cpp:20]   --->   Operation 53 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln38 = add i4 %phi_urem11, 1" [cnn/max_pool_1.cpp:38]   --->   Operation 54 'add' 'add_ln38' <Predicate = (icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp ult i4 %add_ln38, 3" [cnn/max_pool_1.cpp:38]   --->   Operation 55 'icmp' 'icmp_ln38' <Predicate = (icmp_ln16)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i4 %add_ln38, i4 0" [cnn/max_pool_1.cpp:38]   --->   Operation 56 'select' 'select_ln38' <Predicate = (icmp_ln16)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_6)" [cnn/max_pool_1.cpp:38]   --->   Operation 57 'specregionend' 'empty_24' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [cnn/max_pool_1.cpp:13]   --->   Operation 58 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn/max_pool_1.cpp:29]   --->   Operation 59 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 60 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn/max_pool_1.cpp:20]   --->   Operation 61 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_1.cpp:20]   --->   Operation 62 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 63 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn/max_pool_1.cpp:20]   --->   Operation 64 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %6, label %Pool_Row_Loop_begin" [cnn/max_pool_1.cpp:20]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind" [cnn/max_pool_1.cpp:21]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)" [cnn/max_pool_1.cpp:21]   --->   Operation 67 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn/max_pool_1.cpp:26]   --->   Operation 68 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %5" [cnn/max_pool_1.cpp:23]   --->   Operation 71 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i4 %phi_urem to i3" [cnn/max_pool_1.cpp:36]   --->   Operation 72 'trunc' 'trunc_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul, i32 6, i32 8)" [cnn/max_pool_1.cpp:36]   --->   Operation 73 'partselect' 'tmp_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i3 %tmp_3 to i7" [cnn/max_pool_1.cpp:36]   --->   Operation 74 'zext' 'zext_ln36_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln36_3 = add i7 %zext_ln36_5, %add_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 75 'add' 'add_ln36_3' <Predicate = (icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i7 %add_ln36_3 to i6" [cnn/max_pool_1.cpp:36]   --->   Operation 76 'trunc' 'trunc_ln36_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln36_2, i3 0)" [cnn/max_pool_1.cpp:36]   --->   Operation 77 'bitconcatenate' 'p_shl5_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln36_3, i1 false)" [cnn/max_pool_1.cpp:36]   --->   Operation 78 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i8 %tmp_4 to i9" [cnn/max_pool_1.cpp:36]   --->   Operation 79 'zext' 'zext_ln36_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i9 %p_shl5_cast, %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 80 'sub' 'sub_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i9 %zext_ln13_3, %sub_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 81 'add' 'add_ln36_4' <Predicate = (icmp_ln20)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i9 %add_ln36_4 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 82 'zext' 'zext_ln36_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_a = getelementptr [150 x float]* %max_pool_out_0_0, i64 0, i64 %zext_ln36_7" [cnn/max_pool_1.cpp:36]   --->   Operation 83 'getelementptr' 'max_pool_out_0_0_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln36_5 = add i7 %zext_ln36_5, %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 84 'add' 'add_ln36_5' <Predicate = (icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i7 %add_ln36_5 to i5" [cnn/max_pool_1.cpp:36]   --->   Operation 85 'trunc' 'trunc_ln36_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln36_3, i3 0)" [cnn/max_pool_1.cpp:36]   --->   Operation 86 'bitconcatenate' 'p_shl3_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln36_5, i1 false)" [cnn/max_pool_1.cpp:36]   --->   Operation 87 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_1 = sub i8 %p_shl3_cast, %p_shl4_cast" [cnn/max_pool_1.cpp:36]   --->   Operation 88 'sub' 'sub_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln36_6 = add i8 %zext_ln13_2, %sub_ln36_1" [cnn/max_pool_1.cpp:36]   --->   Operation 89 'add' 'add_ln36_6' <Predicate = (icmp_ln20)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i8 %add_ln36_6 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 90 'zext' 'zext_ln36_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_a = getelementptr [120 x float]* %max_pool_out_0_1, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 91 'getelementptr' 'max_pool_out_0_1_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_a = getelementptr [120 x float]* %max_pool_out_0_2, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 92 'getelementptr' 'max_pool_out_0_2_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_a = getelementptr [120 x float]* %max_pool_out_1_0, i64 0, i64 %zext_ln36_7" [cnn/max_pool_1.cpp:36]   --->   Operation 93 'getelementptr' 'max_pool_out_1_0_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_a = getelementptr [96 x float]* %max_pool_out_1_1, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 94 'getelementptr' 'max_pool_out_1_1_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_a = getelementptr [96 x float]* %max_pool_out_1_2, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 95 'getelementptr' 'max_pool_out_1_2_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_a = getelementptr [120 x float]* %max_pool_out_2_0, i64 0, i64 %zext_ln36_7" [cnn/max_pool_1.cpp:36]   --->   Operation 96 'getelementptr' 'max_pool_out_2_0_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_a = getelementptr [96 x float]* %max_pool_out_2_1, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 97 'getelementptr' 'max_pool_out_2_1_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_a = getelementptr [96 x float]* %max_pool_out_2_2, i64 0, i64 %zext_ln36_8" [cnn/max_pool_1.cpp:36]   --->   Operation 98 'getelementptr' 'max_pool_out_2_2_a' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln36, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 99 'switch' <Predicate = (icmp_ln20)> <Delay = 1.13>
ST_5 : Operation 100 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln36_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 100 'switch' <Predicate = (icmp_ln20 & trunc_ln36 == 1)> <Delay = 1.13>
ST_5 : Operation 101 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_1_1_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 101 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "br label %branch124" [cnn/max_pool_1.cpp:36]   --->   Operation 102 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_1_0_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 103 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %branch124" [cnn/max_pool_1.cpp:36]   --->   Operation 104 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_1_2_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 105 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %branch124" [cnn/max_pool_1.cpp:36]   --->   Operation 106 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 1 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 107 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln36_1, label %branch218 [
    i3 0, label %branch016
    i3 1, label %branch117
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 108 'switch' <Predicate = (icmp_ln20 & trunc_ln36 == 0)> <Delay = 1.13>
ST_5 : Operation 109 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_0_1_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 109 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %branch015" [cnn/max_pool_1.cpp:36]   --->   Operation 110 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_0_0_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 111 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br label %branch015" [cnn/max_pool_1.cpp:36]   --->   Operation 112 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_0_2_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 113 'store' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch015" [cnn/max_pool_1.cpp:36]   --->   Operation 114 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 0 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 115 'br' <Predicate = (icmp_ln20 & trunc_ln36 == 0)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln36_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 116 'switch' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1)> <Delay = 1.13>
ST_5 : Operation 117 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_2_1_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 117 'store' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch231" [cnn/max_pool_1.cpp:36]   --->   Operation 118 'br' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_2_0_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 119 'store' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %branch231" [cnn/max_pool_1.cpp:36]   --->   Operation 120 'br' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_2_2_a, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 121 'store' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch231" [cnn/max_pool_1.cpp:36]   --->   Operation 122 'br' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1 & trunc_ln36_1 != 0 & trunc_ln36_1 != 1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 123 'br' <Predicate = (icmp_ln20 & trunc_ln36 != 0 & trunc_ln36 != 1)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %phi_urem, 1" [cnn/max_pool_1.cpp:37]   --->   Operation 124 'add' 'add_ln37' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp ult i4 %add_ln37, 3" [cnn/max_pool_1.cpp:37]   --->   Operation 125 'icmp' 'icmp_ln37' <Predicate = (icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln37, i4 %add_ln37, i4 0" [cnn/max_pool_1.cpp:37]   --->   Operation 126 'select' 'select_ln37' <Predicate = (icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_7)" [cnn/max_pool_1.cpp:37]   --->   Operation 127 'specregionend' 'empty_23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %3" [cnn/max_pool_1.cpp:16]   --->   Operation 128 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_0, %Pool_Row_Loop_begin ], [ %max_3, %._crit_edge ]"   --->   Operation 129 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 130 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn/max_pool_1.cpp:23]   --->   Operation 131 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_1.cpp:23]   --->   Operation 132 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 133 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn/max_pool_1.cpp:23]   --->   Operation 134 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn/max_pool_1.cpp:23]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.78ns)   --->   "%j = add i5 %zext_ln23, %shl_ln2" [cnn/max_pool_1.cpp:27]   --->   Operation 136 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i5 %j to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 137 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 138 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 139 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 140 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i11 %tmp_10 to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 141 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl1_cast, %zext_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 142 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i13 %sub_ln29, %zext_ln13" [cnn/max_pool_1.cpp:29]   --->   Operation 143 'add' 'add_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %add_ln29_2 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 144 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 145 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 146 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 146 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_8)" [cnn/max_pool_1.cpp:34]   --->   Operation 147 'specregionend' 'empty_22' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br label %4" [cnn/max_pool_1.cpp:20]   --->   Operation 148 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 149 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 150 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %max, %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 150 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn/max_pool_1.cpp:24]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %max to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 152 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 153 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 154 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %max_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 155 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 156 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 157 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 158 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (2.44ns)   --->   "%icmp_ln29_4 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 159 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29 = or i1 %icmp_ln29_4, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 160 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (1.55ns)   --->   "%icmp_ln29_5 = icmp ne i8 %tmp_9, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 161 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.44ns)   --->   "%icmp_ln29_6 = icmp eq i23 %trunc_ln29_2, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 162 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_6, %icmp_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 163 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_2" [cnn/max_pool_1.cpp:29]   --->   Operation 164 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %max, %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 165 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29, %tmp_s" [cnn/max_pool_1.cpp:29]   --->   Operation 166 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_3 = select i1 %and_ln29_2, float %max, float %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 167 'select' 'max_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "br label %5" [cnn/max_pool_1.cpp:23]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10            (br               ) [ 011111111]
f_0                (phi              ) [ 001000000]
icmp_ln10          (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
f                  (add              ) [ 011111111]
br_ln10            (br               ) [ 000000000]
specloopname_ln11  (specloopname     ) [ 000000000]
tmp_5              (specregionbegin  ) [ 000111111]
zext_ln13          (zext             ) [ 000111111]
zext_ln13_2        (zext             ) [ 000111111]
zext_ln13_3        (zext             ) [ 000111111]
br_ln13            (br               ) [ 001111111]
ret_ln40           (ret              ) [ 000000000]
r_0                (phi              ) [ 000100000]
phi_mul9           (phi              ) [ 000100000]
phi_urem11         (phi              ) [ 000111111]
add_ln13           (add              ) [ 001111111]
icmp_ln13          (icmp             ) [ 001111111]
empty_18           (speclooptripcount) [ 000000000]
r                  (add              ) [ 001111111]
br_ln13            (br               ) [ 000000000]
specloopname_ln14  (specloopname     ) [ 000000000]
tmp_6              (specregionbegin  ) [ 000011111]
shl_ln             (bitconcatenate   ) [ 000011111]
trunc_ln36         (trunc            ) [ 000011111]
tmp_1              (partselect       ) [ 000000000]
zext_ln36          (zext             ) [ 000000000]
tmp_2              (bitconcatenate   ) [ 000000000]
zext_ln36_4        (zext             ) [ 000011111]
add_ln36           (add              ) [ 000011111]
br_ln16            (br               ) [ 001111111]
empty_25           (specregionend    ) [ 000000000]
br_ln10            (br               ) [ 011111111]
c_0                (phi              ) [ 000010000]
phi_mul            (phi              ) [ 000011111]
phi_urem           (phi              ) [ 000011111]
add_ln16           (add              ) [ 001111111]
icmp_ln16          (icmp             ) [ 001111111]
empty_19           (speclooptripcount) [ 000000000]
c                  (add              ) [ 001111111]
br_ln16            (br               ) [ 000000000]
specloopname_ln17  (specloopname     ) [ 000000000]
tmp_7              (specregionbegin  ) [ 000001111]
shl_ln2            (bitconcatenate   ) [ 000001111]
br_ln20            (br               ) [ 001111111]
add_ln38           (add              ) [ 000000000]
icmp_ln38          (icmp             ) [ 000000000]
select_ln38        (select           ) [ 001111111]
empty_24           (specregionend    ) [ 000000000]
br_ln13            (br               ) [ 001111111]
max_0              (phi              ) [ 000001111]
mpr_0              (phi              ) [ 000001000]
zext_ln20          (zext             ) [ 000000000]
icmp_ln20          (icmp             ) [ 001111111]
empty_20           (speclooptripcount) [ 000000000]
mpr                (add              ) [ 001111111]
br_ln20            (br               ) [ 000000000]
specloopname_ln21  (specloopname     ) [ 000000000]
tmp_8              (specregionbegin  ) [ 000000111]
i                  (add              ) [ 000000000]
zext_ln29          (zext             ) [ 000000000]
mul_ln29           (mul              ) [ 000000111]
br_ln23            (br               ) [ 001111111]
trunc_ln36_1       (trunc            ) [ 001111111]
tmp_3              (partselect       ) [ 000000000]
zext_ln36_5        (zext             ) [ 000000000]
add_ln36_3         (add              ) [ 000000000]
trunc_ln36_2       (trunc            ) [ 000000000]
p_shl5_cast        (bitconcatenate   ) [ 000000000]
tmp_4              (bitconcatenate   ) [ 000000000]
zext_ln36_6        (zext             ) [ 000000000]
sub_ln36           (sub              ) [ 000000000]
add_ln36_4         (add              ) [ 000000000]
zext_ln36_7        (zext             ) [ 000000000]
max_pool_out_0_0_a (getelementptr    ) [ 000000000]
add_ln36_5         (add              ) [ 000000000]
trunc_ln36_3       (trunc            ) [ 000000000]
p_shl3_cast        (bitconcatenate   ) [ 000000000]
p_shl4_cast        (bitconcatenate   ) [ 000000000]
sub_ln36_1         (sub              ) [ 000000000]
add_ln36_6         (add              ) [ 000000000]
zext_ln36_8        (zext             ) [ 000000000]
max_pool_out_0_1_a (getelementptr    ) [ 000000000]
max_pool_out_0_2_a (getelementptr    ) [ 000000000]
max_pool_out_1_0_a (getelementptr    ) [ 000000000]
max_pool_out_1_1_a (getelementptr    ) [ 000000000]
max_pool_out_1_2_a (getelementptr    ) [ 000000000]
max_pool_out_2_0_a (getelementptr    ) [ 000000000]
max_pool_out_2_1_a (getelementptr    ) [ 000000000]
max_pool_out_2_2_a (getelementptr    ) [ 000000000]
switch_ln36        (switch           ) [ 000000000]
switch_ln36        (switch           ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
br_ln36            (br               ) [ 000000000]
switch_ln36        (switch           ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
br_ln36            (br               ) [ 000000000]
switch_ln36        (switch           ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
store_ln36         (store            ) [ 000000000]
br_ln36            (br               ) [ 000000000]
br_ln36            (br               ) [ 000000000]
add_ln37           (add              ) [ 000000000]
icmp_ln37          (icmp             ) [ 000000000]
select_ln37        (select           ) [ 001111111]
empty_23           (specregionend    ) [ 000000000]
br_ln16            (br               ) [ 001111111]
max_1              (phi              ) [ 001111111]
mpc_0              (phi              ) [ 000000100]
zext_ln23          (zext             ) [ 000000000]
icmp_ln23          (icmp             ) [ 001111111]
empty_21           (speclooptripcount) [ 000000000]
mpc                (add              ) [ 001111111]
br_ln23            (br               ) [ 000000000]
j                  (add              ) [ 000000000]
zext_ln29_3        (zext             ) [ 000000000]
add_ln29           (add              ) [ 000000000]
p_shl1_cast        (bitconcatenate   ) [ 000000000]
tmp_10             (bitconcatenate   ) [ 000000000]
zext_ln29_4        (zext             ) [ 000000000]
sub_ln29           (sub              ) [ 000000000]
add_ln29_2         (add              ) [ 000000000]
zext_ln29_5        (zext             ) [ 000000000]
conv_out_addr      (getelementptr    ) [ 000000010]
empty_22           (specregionend    ) [ 000000000]
br_ln20            (br               ) [ 001111111]
max                (load             ) [ 000000001]
specloopname_ln24  (specloopname     ) [ 000000000]
bitcast_ln29       (bitcast          ) [ 000000000]
tmp                (partselect       ) [ 000000000]
trunc_ln29         (trunc            ) [ 000000000]
bitcast_ln29_2     (bitcast          ) [ 000000000]
tmp_9              (partselect       ) [ 000000000]
trunc_ln29_2       (trunc            ) [ 000000000]
icmp_ln29          (icmp             ) [ 000000000]
icmp_ln29_4        (icmp             ) [ 000000000]
or_ln29            (or               ) [ 000000000]
icmp_ln29_5        (icmp             ) [ 000000000]
icmp_ln29_6        (icmp             ) [ 000000000]
or_ln29_2          (or               ) [ 000000000]
and_ln29           (and              ) [ 000000000]
tmp_s              (fcmp             ) [ 000000000]
and_ln29_2         (and              ) [ 000000000]
max_3              (select           ) [ 001111111]
br_ln23            (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_out_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_out_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_out_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_out_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="max_pool_out_0_0_a_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_0_a/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="max_pool_out_0_1_a_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_1_a/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="max_pool_out_0_2_a_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_2_a/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="max_pool_out_1_0_a_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_0_a/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="max_pool_out_1_1_a_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_1_a/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="max_pool_out_1_2_a_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_2_a/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="max_pool_out_2_0_a_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_0_a/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="max_pool_out_2_1_a_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_1_a/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="max_pool_out_2_2_a_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_2_a/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln36_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln36_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln36_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln36_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln36_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln36_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln36_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln36_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln36_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="conv_out_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="13" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="f_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="f_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="r_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="phi_mul9_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="phi_mul9_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="phi_urem11_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem11 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="phi_urem11_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="4" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem11/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="c_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="c_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_mul_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="1"/>
<pin id="294" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="phi_mul_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_urem_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_urem_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="max_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="max_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="mpr_0_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="1"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="mpr_0_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="2" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="max_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="max_1_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="360" class="1005" name="mpc_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="1"/>
<pin id="362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="mpc_0_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="2" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln10_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="f_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln13_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln13_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln13_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shl_ln_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln36_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="0" index="2" bw="4" slack="0"/>
<pin id="435" dir="0" index="3" bw="5" slack="0"/>
<pin id="436" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln36_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln36_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln36_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln16_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln16_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="4" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="c_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln38_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="1"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln38_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln38_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln20_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln20_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="2" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mpr_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="5" slack="2"/>
<pin id="528" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln29_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mul_ln29_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln36_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="1"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="0" index="3" bw="5" slack="0"/>
<pin id="549" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln36_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln36_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="2"/>
<pin id="561" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln36_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_2/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl5_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="6" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln36_6_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sub_ln36_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln36_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="3"/>
<pin id="595" dir="0" index="1" bw="9" slack="0"/>
<pin id="596" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln36_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_7/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln36_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="2"/>
<pin id="608" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln36_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_3/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_shl3_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="5" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_shl4_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln36_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln36_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="3"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_6/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln36_8_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_8/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln37_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln37_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln37_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln23_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln23_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mpc_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="j_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="0" index="1" bw="5" slack="2"/>
<pin id="690" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln29_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln29_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="1"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_shl1_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="0"/>
<pin id="703" dir="0" index="1" bw="10" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_10_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln29_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sub_ln29_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="0"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln29_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="13" slack="0"/>
<pin id="729" dir="0" index="1" bw="3" slack="4"/>
<pin id="730" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln29_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln29_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="6" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln29_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="bitcast_ln29_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="2"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_9_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="6" slack="0"/>
<pin id="762" dir="0" index="3" bw="6" slack="0"/>
<pin id="763" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln29_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln29_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln29_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="23" slack="0"/>
<pin id="780" dir="0" index="1" bw="23" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/8 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln29_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln29_5_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln29_6_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="23" slack="0"/>
<pin id="798" dir="0" index="1" bw="23" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln29_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln29_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln29_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="max_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="0" index="2" bw="32" slack="2"/>
<pin id="824" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_3/8 "/>
</bind>
</comp>

<comp id="830" class="1005" name="f_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="0"/>
<pin id="832" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="835" class="1005" name="zext_ln13_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="13" slack="4"/>
<pin id="837" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="840" class="1005" name="zext_ln13_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="3"/>
<pin id="842" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="zext_ln13_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="3"/>
<pin id="847" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln13_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="858" class="1005" name="r_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="863" class="1005" name="shl_ln_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="2"/>
<pin id="865" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln36_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="2"/>
<pin id="870" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="872" class="1005" name="zext_ln36_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="2"/>
<pin id="874" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln36_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln36_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="2"/>
<pin id="879" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln16_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="9" slack="0"/>
<pin id="884" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="890" class="1005" name="c_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="895" class="1005" name="shl_ln2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="2"/>
<pin id="897" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="select_ln38_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="908" class="1005" name="mpr_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="913" class="1005" name="mul_ln29_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="1"/>
<pin id="915" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln37_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="1"/>
<pin id="923" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="929" class="1005" name="mpc_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="934" class="1005" name="conv_out_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="1"/>
<pin id="936" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="max_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="946" class="1005" name="max_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="86" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="86" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="86" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="86" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="86" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="86" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="86" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="134" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="127" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="141" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="113" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="106" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="120" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="155" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="148" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="162" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="86" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="328"><net_src comp="320" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="329"><net_src comp="320" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="330"><net_src comp="320" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="331"><net_src comp="320" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="332"><net_src comp="320" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="334"><net_src comp="320" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="335"><net_src comp="320" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="336"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="358"><net_src comp="316" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="230" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="348" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="240" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="240" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="240" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="240" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="240" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="262" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="251" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="251" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="251" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="273" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="262" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="431" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="441" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="296" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="285" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="42" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="285" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="285" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="269" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="489" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="36" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="341" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="341" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="341" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="509" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="304" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="54" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="292" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="82" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="20" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="558" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="567" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="609"><net_src comp="554" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="20" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="84" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="605" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="614" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="655"><net_src comp="304" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="68" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="651" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="36" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="364" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="364" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="72" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="364" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="76" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="671" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="90" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="20" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="92" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="696" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="52" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="701" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="746"><net_src comp="96" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="98" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="100" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="737" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="348" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="96" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="100" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="754" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="740" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="102" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="750" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="104" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="772" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="758" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="102" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="768" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="104" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="790" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="784" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="371" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="348" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="383" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="838"><net_src comp="389" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="843"><net_src comp="393" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="848"><net_src comp="397" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="853"><net_src comp="401" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="861"><net_src comp="413" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="866"><net_src comp="419" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="871"><net_src comp="427" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="453" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="880"><net_src comp="457" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="885"><net_src comp="463" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="893"><net_src comp="475" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="898"><net_src comp="481" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="903"><net_src comp="501" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="911"><net_src comp="519" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="916"><net_src comp="534" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="924"><net_src comp="663" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="932"><net_src comp="681" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="937"><net_src comp="223" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="942"><net_src comp="230" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="949"><net_src comp="820" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="352" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {}
	Port: max_pool_out_0_0 | {5 }
	Port: max_pool_out_0_1 | {5 }
	Port: max_pool_out_0_2 | {5 }
	Port: max_pool_out_1_0 | {5 }
	Port: max_pool_out_1_1 | {5 }
	Port: max_pool_out_1_2 | {5 }
	Port: max_pool_out_2_0 | {5 }
	Port: max_pool_out_2_1 | {5 }
	Port: max_pool_out_2_2 | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out | {6 7 }
	Port: max_pool_1 : max_pool_out_0_0 | {}
	Port: max_pool_1 : max_pool_out_0_1 | {}
	Port: max_pool_1 : max_pool_out_0_2 | {}
	Port: max_pool_1 : max_pool_out_1_0 | {}
	Port: max_pool_1 : max_pool_out_1_1 | {}
	Port: max_pool_1 : max_pool_out_1_2 | {}
	Port: max_pool_1 : max_pool_out_2_0 | {}
	Port: max_pool_1 : max_pool_out_2_1 | {}
	Port: max_pool_1 : max_pool_out_2_2 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_2 : 1
		zext_ln13_3 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		trunc_ln36 : 1
		tmp_1 : 1
		zext_ln36 : 2
		tmp_2 : 2
		zext_ln36_4 : 3
		add_ln36 : 4
	State 4
		add_ln16 : 1
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln2 : 1
		icmp_ln38 : 1
		select_ln38 : 2
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln29 : 3
		mul_ln29 : 4
		zext_ln36_5 : 1
		add_ln36_3 : 2
		trunc_ln36_2 : 3
		p_shl5_cast : 4
		tmp_4 : 3
		zext_ln36_6 : 4
		sub_ln36 : 5
		add_ln36_4 : 6
		zext_ln36_7 : 7
		max_pool_out_0_0_a : 8
		add_ln36_5 : 2
		trunc_ln36_3 : 3
		p_shl3_cast : 4
		p_shl4_cast : 3
		sub_ln36_1 : 5
		add_ln36_6 : 6
		zext_ln36_8 : 7
		max_pool_out_0_1_a : 8
		max_pool_out_0_2_a : 8
		max_pool_out_1_0_a : 8
		max_pool_out_1_1_a : 8
		max_pool_out_1_2_a : 8
		max_pool_out_2_0_a : 8
		max_pool_out_2_1_a : 8
		max_pool_out_2_2_a : 8
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		icmp_ln37 : 1
		select_ln37 : 2
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln29_3 : 3
		add_ln29 : 4
		p_shl1_cast : 5
		tmp_10 : 5
		zext_ln29_4 : 6
		sub_ln29 : 7
		add_ln29_2 : 8
		zext_ln29_5 : 9
		conv_out_addr : 10
		max : 11
	State 7
		tmp_s : 1
	State 8
		tmp : 1
		trunc_ln29 : 1
		tmp_9 : 1
		trunc_ln29_2 : 1
		icmp_ln29 : 2
		icmp_ln29_4 : 2
		or_ln29 : 3
		icmp_ln29_5 : 2
		icmp_ln29_6 : 2
		or_ln29_2 : 3
		and_ln29 : 3
		and_ln29_2 : 3
		max_3 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_371     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_383      |    0    |    0    |    12   |
|          |   add_ln13_fu_401   |    0    |    0    |    15   |
|          |       r_fu_413      |    0    |    0    |    13   |
|          |   add_ln36_fu_457   |    0    |    0    |    15   |
|          |   add_ln16_fu_463   |    0    |    0    |    15   |
|          |       c_fu_475      |    0    |    0    |    13   |
|          |   add_ln38_fu_489   |    0    |    0    |    13   |
|          |      mpr_fu_519     |    0    |    0    |    10   |
|    add   |       i_fu_525      |    0    |    0    |    15   |
|          |  add_ln36_3_fu_558  |    0    |    0    |    15   |
|          |  add_ln36_4_fu_593  |    0    |    0    |    12   |
|          |  add_ln36_5_fu_605  |    0    |    0    |    15   |
|          |  add_ln36_6_fu_636  |    0    |    0    |    12   |
|          |   add_ln37_fu_651   |    0    |    0    |    13   |
|          |      mpc_fu_681     |    0    |    0    |    10   |
|          |       j_fu_687      |    0    |    0    |    15   |
|          |   add_ln29_fu_696   |    0    |    0    |    14   |
|          |  add_ln29_2_fu_727  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln10_fu_377  |    0    |    0    |    9    |
|          |   icmp_ln13_fu_407  |    0    |    0    |    9    |
|          |   icmp_ln16_fu_469  |    0    |    0    |    9    |
|          |   icmp_ln38_fu_495  |    0    |    0    |    9    |
|          |   icmp_ln20_fu_513  |    0    |    0    |    8    |
|   icmp   |   icmp_ln37_fu_657  |    0    |    0    |    9    |
|          |   icmp_ln23_fu_675  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_772  |    0    |    0    |    11   |
|          |  icmp_ln29_4_fu_778 |    0    |    0    |    18   |
|          |  icmp_ln29_5_fu_790 |    0    |    0    |    11   |
|          |  icmp_ln29_6_fu_796 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |  select_ln38_fu_501 |    0    |    0    |    4    |
|  select  |  select_ln37_fu_663 |    0    |    0    |    4    |
|          |     max_3_fu_820    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln36_fu_587   |    0    |    0    |    12   |
|    sub   |  sub_ln36_1_fu_630  |    0    |    0    |    12   |
|          |   sub_ln29_fu_721   |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln29_fu_534   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln29_fu_784   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_802  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln29_fu_808   |    0    |    0    |    2    |
|          |  and_ln29_2_fu_814  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln13_fu_389  |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_393 |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_397 |    0    |    0    |    0    |
|          |   zext_ln36_fu_441  |    0    |    0    |    0    |
|          |  zext_ln36_4_fu_453 |    0    |    0    |    0    |
|          |   zext_ln20_fu_509  |    0    |    0    |    0    |
|          |   zext_ln29_fu_530  |    0    |    0    |    0    |
|   zext   |  zext_ln36_5_fu_554 |    0    |    0    |    0    |
|          |  zext_ln36_6_fu_583 |    0    |    0    |    0    |
|          |  zext_ln36_7_fu_598 |    0    |    0    |    0    |
|          |  zext_ln36_8_fu_641 |    0    |    0    |    0    |
|          |   zext_ln23_fu_671  |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_692 |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_717 |    0    |    0    |    0    |
|          |  zext_ln29_5_fu_732 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_419    |    0    |    0    |    0    |
|          |     tmp_2_fu_445    |    0    |    0    |    0    |
|          |    shl_ln2_fu_481   |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_567 |    0    |    0    |    0    |
|bitconcatenate|     tmp_4_fu_575    |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_614 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_622 |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_701 |    0    |    0    |    0    |
|          |    tmp_10_fu_709    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln36_fu_427  |    0    |    0    |    0    |
|          | trunc_ln36_1_fu_540 |    0    |    0    |    0    |
|   trunc  | trunc_ln36_2_fu_563 |    0    |    0    |    0    |
|          | trunc_ln36_3_fu_610 |    0    |    0    |    0    |
|          |  trunc_ln29_fu_750  |    0    |    0    |    0    |
|          | trunc_ln29_2_fu_768 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_431    |    0    |    0    |    0    |
|partselect|     tmp_3_fu_544    |    0    |    0    |    0    |
|          |      tmp_fu_740     |    0    |    0    |    0    |
|          |     tmp_9_fu_758    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   707   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln13_reg_850  |    9   |
|   add_ln16_reg_882  |    9   |
|   add_ln36_reg_877  |    7   |
|     c_0_reg_281     |    4   |
|      c_reg_890      |    4   |
|conv_out_addr_reg_934|   12   |
|     f_0_reg_236     |    3   |
|      f_reg_830      |    3   |
|    max_0_reg_316    |   32   |
|    max_1_reg_348    |   32   |
|    max_3_reg_946    |   32   |
|     max_reg_939     |   32   |
|    mpc_0_reg_360    |    2   |
|     mpc_reg_929     |    2   |
|    mpr_0_reg_337    |    2   |
|     mpr_reg_908     |    2   |
|   mul_ln29_reg_913  |   10   |
|   phi_mul9_reg_258  |    9   |
|   phi_mul_reg_292   |    9   |
|  phi_urem11_reg_269 |    4   |
|   phi_urem_reg_304  |    4   |
|     r_0_reg_247     |    4   |
|      r_reg_858      |    4   |
| select_ln37_reg_921 |    4   |
| select_ln38_reg_900 |    4   |
|   shl_ln2_reg_895   |    5   |
|    shl_ln_reg_863   |    5   |
|  trunc_ln36_reg_868 |    3   |
| zext_ln13_2_reg_840 |    8   |
| zext_ln13_3_reg_845 |    9   |
|  zext_ln13_reg_835  |   13   |
| zext_ln36_4_reg_872 |    7   |
+---------------------+--------+
|        Total        |   289  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_230 |  p0  |   2  |  12  |   24   ||    9    |
| phi_urem11_reg_269 |  p0  |   2  |   4  |    8   ||    9    |
|   phi_mul_reg_292  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_urem_reg_304  |  p0  |   2  |   4  |    8   ||    9    |
|    max_0_reg_316   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_371     |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   186  ||  10.614 ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   355  |   761  |
+-----------+--------+--------+--------+--------+
