Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 14 12:10:11 2023
| Host         : LAPTOP-LRNTV21L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   162 |
|    Minimum number of control sets                        |   162 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   162 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   109 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             167 |           70 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             540 |          159 |
| Yes          | No                    | No                     |             458 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1274 |          350 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/axi_awready0                                                                                             | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/axi_arready0                                                                                             | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/en_re_sticky_inst/FSM_sequential_sclk_fsm_r_reg[2][0]          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[5][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[5][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[6][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[10][7]_i_1_n_0                                                          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[4][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[8][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[11][7]_i_1_n_0                                                          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[11][7]_i_1_n_0                                                          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[7][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[4][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[9][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem0R[9][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[10][7]_i_1_n_0                                                          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[7][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[8][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/mem1R[6][7]_i_1_n_0                                                           | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/sample_edge_w                                                  | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/settup_edge_w                                                  | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spiAd744TxDataR[7]_i_1_n_0                                                    | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                      | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                     | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                    | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                               | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                               | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                               | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spiTxDataWordR[103]_i_1_n_0                                                   | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_3/samplingCnt[0]_i_1__2_n_0                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/hb_0/inst/countR[0]_i_1_n_0                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/memAddrR[31]_i_1_n_0                                                          | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/sclk_cnt_r[31]_i_1_n_0                                         | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/mosi_cnt_r                                                     | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_0/countR0                                                                              | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_0/countR[0]_i_1_n_0                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_1/countR0                                                                              | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_1/countR[0]_i_1__0_n_0                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_2/countR0                                                                              | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_2/countR[0]_i_1__1_n_0                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_0/samplingCnt[0]_i_1_n_0                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/en_re_sticky_inst/E[0]                                         | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_2/samplingCnt[0]_i_1__1_n_0                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_1/samplingCnt[0]_i_1__0_n_0                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_3/countR0                                                                              | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/pwm_inst_3/countR[0]_i_1__2_n_0                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/hbCountR[0]_i_1_n_0                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/SR[0]                                                 |               17 |             49 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               71 |            168 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/rstSync                                                                                |               71 |            256 |         3.61 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


