$date
	Mon Nov 28 19:23:35 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! sd_clock $end
$var wire 1 " output_input $end
$var wire 1 # o_port $end
$var wire 1 $ i_port $end
$var wire 1 % enable $end
$var wire 1 & data_out $end
$var wire 1 ' data_in $end
$scope module c1 $end
$var wire 1 ! sd_clock $end
$var wire 1 " output_input $end
$var wire 1 $ i_port $end
$var wire 1 % enable $end
$var wire 1 ' data_in $end
$var reg 1 & data_out $end
$var reg 1 # o_port $end
$upscope $end
$scope module valores $end
$var reg 1 ' data_in $end
$var reg 1 % enable $end
$var reg 1 $ i_port $end
$var reg 1 " output_input $end
$var reg 1 ! sd_clock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
x&
1%
x$
x#
1"
0!
$end
#1000
z&
1#
1!
#2000
0!
#3000
1!
#4000
0!
#5000
1!
#6000
0!
0'
#7000
0#
1!
#8000
0!
#9000
1!
#10000
0!
#11000
1!
#12000
0!
1'
#13000
1#
1!
#14000
0!
#15000
1!
#16000
0!
#17000
1!
#18000
0!
0$
0"
#19000
0&
z#
1!
#20000
0!
#21000
1!
#22000
0!
#23000
1!
#24000
0!
1$
#25000
1&
1!
#26000
0!
#27000
1!
#28000
0!
#29000
1!
#30000
0!
0$
#31000
0&
1!
#32000
0!
#33000
1!
#34000
0!
#35000
1!
