# Structural-Description-Style-in-VHDL
Lab #2, BSUIR 2019
