Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu May 25 15:47:00 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -105.780    -5088.579                     63                  384        0.055        0.000                      0                  384        3.000        0.000                       0                   486  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1     -105.780    -5088.579                     63                  384        0.055        0.000                      0                  384        4.020        0.000                       0                   482  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :           63  Failing Endpoints,  Worst Slack     -105.780ns,  Total Violation    -5088.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -105.780ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.603ns  (logic 57.384ns (49.639%)  route 58.219ns (50.361%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.925   114.397    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.299   114.696 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[28]_INST_0/O
                         net (fo=1, routed)           0.000   114.696    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[28]
    SLICE_X49Y70         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.427     8.475    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X49Y70         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/C
                         clock pessimism              0.485     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.031     8.916    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                        -114.696    
  -------------------------------------------------------------------
                         slack                               -105.780    

Slack (VIOLATED) :        -105.765ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.632ns  (logic 57.413ns (49.652%)  route 58.219ns (50.348%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.925   114.397    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.328   114.725 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[30]_INST_0/O
                         net (fo=1, routed)           0.000   114.725    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[30]
    SLICE_X49Y70         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.427     8.475    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X49Y70         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/C
                         clock pessimism              0.485     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.075     8.960    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                        -114.725    
  -------------------------------------------------------------------
                         slack                               -105.765    

Slack (VIOLATED) :        -105.687ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.553ns  (logic 57.393ns (49.668%)  route 58.160ns (50.332%))
  Logic Levels:           299  (CARRY4=237 LUT3=4 LUT4=7 LUT5=26 LUT6=25)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   113.449 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/O[3]
                         net (fo=1, routed)           0.866   114.315    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[38]_5[1]
    SLICE_X49Y71         LUT5 (Prop_lut5_I4_O)        0.331   114.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[31]_INST_0/O
                         net (fo=1, routed)           0.000   114.646    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[31]
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.426     8.474    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                         clock pessimism              0.485     8.959    
                         clock uncertainty           -0.074     8.884    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.075     8.959    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                        -114.647    
  -------------------------------------------------------------------
                         slack                               -105.687    

Slack (VIOLATED) :        -105.653ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.474ns  (logic 57.384ns (49.694%)  route 58.090ns (50.306%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.796   114.268    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X51Y73         LUT3 (Prop_lut3_I1_O)        0.299   114.567 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[10]_INST_0/O
                         net (fo=1, routed)           0.000   114.567    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[10]
    SLICE_X51Y73         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.424     8.472    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/C
                         clock pessimism              0.485     8.957    
                         clock uncertainty           -0.074     8.882    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)        0.032     8.914    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                        -114.567    
  -------------------------------------------------------------------
                         slack                               -105.653    

Slack (VIOLATED) :        -105.641ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.463ns  (logic 57.384ns (49.699%)  route 58.079ns (50.301%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.785   114.257    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X49Y71         LUT3 (Prop_lut3_I1_O)        0.299   114.556 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[20]_INST_0/O
                         net (fo=1, routed)           0.000   114.556    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[20]
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.426     8.474    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
                         clock pessimism              0.485     8.959    
                         clock uncertainty           -0.074     8.884    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.031     8.915    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                        -114.556    
  -------------------------------------------------------------------
                         slack                               -105.641    

Slack (VIOLATED) :        -105.626ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.492ns  (logic 57.413ns (49.712%)  route 58.079ns (50.288%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.785   114.257    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X49Y71         LUT3 (Prop_lut3_I1_O)        0.328   114.585 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[22]_INST_0/O
                         net (fo=1, routed)           0.000   114.585    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[22]
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.426     8.474    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/C
                         clock pessimism              0.485     8.959    
                         clock uncertainty           -0.074     8.884    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.075     8.959    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                        -114.585    
  -------------------------------------------------------------------
                         slack                               -105.626    

Slack (VIOLATED) :        -105.603ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.467ns  (logic 57.377ns (49.691%)  route 58.090ns (50.309%))
  Logic Levels:           300  (CARRY4=238 LUT3=5 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.796   114.268    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X51Y73         LUT3 (Prop_lut3_I1_O)        0.292   114.560 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[8]_INST_0/O
                         net (fo=1, routed)           0.000   114.560    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[8]
    SLICE_X51Y73         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.424     8.472    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                         clock pessimism              0.485     8.957    
                         clock uncertainty           -0.074     8.882    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)        0.075     8.957    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                        -114.560    
  -------------------------------------------------------------------
                         slack                               -105.603    

Slack (VIOLATED) :        -105.600ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.423ns  (logic 57.384ns (49.716%)  route 58.039ns (50.284%))
  Logic Levels:           300  (CARRY4=238 LUT3=4 LUT4=7 LUT5=26 LUT6=25)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.745   114.218    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[38]_4[0]
    SLICE_X51Y71         LUT5 (Prop_lut5_I3_O)        0.299   114.517 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[27]_INST_0/O
                         net (fo=1, routed)           0.000   114.517    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[27]
    SLICE_X51Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.427     8.475    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/C
                         clock pessimism              0.485     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.031     8.916    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                        -114.517    
  -------------------------------------------------------------------
                         slack                               -105.600    

Slack (VIOLATED) :        -105.598ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.422ns  (logic 57.384ns (49.717%)  route 58.038ns (50.283%))
  Logic Levels:           300  (CARRY4=238 LUT3=4 LUT4=7 LUT5=26 LUT6=25)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.744   114.217    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[38]_4[0]
    SLICE_X51Y71         LUT5 (Prop_lut5_I3_O)        0.299   114.516 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/r[17]_INST_0/O
                         net (fo=1, routed)           0.000   114.516    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/d[17]
    SLICE_X51Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.427     8.475    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/C
                         clock pessimism              0.485     8.960    
                         clock uncertainty           -0.074     8.885    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.032     8.917    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                        -114.516    
  -------------------------------------------------------------------
                         slack                               -105.598    

Slack (VIOLATED) :        -105.585ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.406ns  (logic 57.384ns (49.724%)  route 58.022ns (50.276%))
  Logic Levels:           300  (CARRY4=238 LUT1=1 LUT3=4 LUT4=7 LUT5=25 LUT6=25)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.560    -0.907    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/Q
                         net (fo=8, routed)           0.817     0.367    design_1_i/div32_0/inst/div16_1/x[16]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.491 r  design_1_i/div32_0/inst/div16_1/work_carry_i_6/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/S[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.041 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.155 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.155    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.269 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.269    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.383 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.497 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.611    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.725 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.725    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.061 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=152, routed)         1.562     3.622    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/r[0]_6[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I1_O)        0.294     3.916 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_10__4/O
                         net (fo=1, routed)           0.900     4.817    design_1_i/div32_0/inst/div16_1/div8_1_n_208
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.332     5.149 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/x[39]_0[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.529 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.529    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.646 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.763 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.880 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.880    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.997 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.114 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.114    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.231 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.231    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.450 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=66, routed)          1.335     7.785    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[0][0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.289     8.074 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_9__3/O
                         net (fo=7, routed)           0.684     8.758    design_1_i/div32_0/inst/div16_1/div8_1_n_199
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.326     9.084 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[38]_0[3]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.485 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.169    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.391 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=149, routed)         1.331    11.721    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/r[0]_6[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.299    12.020 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__2/O
                         net (fo=1, routed)           0.837    12.857    design_1_i/div32_0/inst/div16_1/div8_1_n_200
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    12.981    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/x[38]_0[3]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.357 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.474    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.708    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.825    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.942    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.059 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.059    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.278 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=69, routed)          1.261    15.539    design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/x[32]_8[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.321    15.860 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/work_carry__4_i_9__11/O
                         net (fo=7, routed)           1.066    16.925    design_1_i/div32_0/inst/div16_1/div8_1_n_307
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.328    17.253 r  design_1_i/div32_0/inst/div16_1/work_carry__4_i_5__3/O
                         net (fo=1, routed)           0.000    17.253    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[30]_0[3]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.654 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.654    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.768    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.882    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.104 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=146, routed)         1.332    19.436    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/r[0]_5[0]
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.328    19.764 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__3_i_12__8/O
                         net (fo=1, routed)           0.496    20.260    design_1_i/div32_0/inst/div16_1/div8_1_n_255
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.331    20.591 r  design_1_i/div32_0/inst/div16_1/work_carry__3_i_8__4/O
                         net (fo=1, routed)           0.000    20.591    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_0[0]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.123 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.123    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.351    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=72, routed)          1.283    22.970    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/x[32]_4[0]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.325    23.295 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/work_carry__2_i_9__7/O
                         net (fo=7, routed)           1.000    24.295    design_1_i/div32_0/inst/div16_1/div8_1_n_227
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.328    24.623 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_6__5/O
                         net (fo=1, routed)           0.000    24.623    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/x[46]_0[2]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    25.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.477 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    25.477    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.699 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=143, routed)         1.267    26.966    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_8[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I3_O)        0.299    27.265 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__0_i_10__5/O
                         net (fo=7, routed)           0.750    28.014    design_1_i/div32_0/inst/div16_1/div8_1_n_392
    SLICE_X36Y24         LUT6 (Prop_lut6_I5_O)        0.124    28.138 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_8__6/O
                         net (fo=1, routed)           0.000    28.138    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/x[38]_0[0]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.670 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.679    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.793    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.907 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.907    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.021 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.021    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.135 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.135    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.249 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.249    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.363 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.363    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.585 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=75, routed)          1.250    30.835    design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/x[32]_9[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.299    31.134 r  design_1_i/div32_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/work_carry__1_i_12/O
                         net (fo=7, routed)           0.779    31.913    design_1_i/div32_0/inst/div16_1/work_0[39]
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124    32.037 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__7/O
                         net (fo=1, routed)           0.000    32.037    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/x[42]_0[0]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.569 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.569    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.683    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.797 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.797    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.911 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.911    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.025 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.025    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.139 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.139    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.361 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=140, routed)         1.087    34.447    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/r[0][30]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.325    34.772 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__1_i_9__0/O
                         net (fo=1, routed)           0.870    35.642    design_1_i/div32_0/inst/div16_1/div8_2_n_165
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    35.968 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    35.968    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[38]_1[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.369 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.369    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.483 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.483    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.597    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.825    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.939 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.939    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.161 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=78, routed)          1.280    38.441    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.299    38.740 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/work_carry__2_i_11__1/O
                         net (fo=7, routed)           1.025    39.765    design_1_i/div32_0/inst/div16_1/div8_2_n_168
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124    39.889 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__9/O
                         net (fo=1, routed)           0.000    39.889    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[42]_0[1]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.439 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.439    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.553 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.553    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.667 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.667    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.781 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.781    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.895 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    40.895    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=137, routed)         1.474    42.590    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/x[32]_7[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.299    42.889 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/work_carry_i_8__9/O
                         net (fo=7, routed)           0.543    43.433    design_1_i/div32_0/inst/div16_1/div8_2_n_266
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.557 r  design_1_i/div32_0/inst/div16_1/work_carry_i_4__10/O
                         net (fo=1, routed)           0.000    43.557    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[34][3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.958 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    43.958    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.072 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.072    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.186 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.186    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.300 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.300    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.414 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.414    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.528    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.642    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    44.756    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.978 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=81, routed)          1.176    46.154    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/x[32]_6[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.299    46.453 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/work_carry__0_i_10__10/O
                         net (fo=7, routed)           0.890    47.343    design_1_i/div32_0/inst/div16_1/div8_2_n_262
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    47.467 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    47.467    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[34]_1[1]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.000 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.117 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.117    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.234 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.234    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.351 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.351    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.468 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.468    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.585 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.585    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.702 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    48.702    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.921 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=125, routed)         1.058    49.979    design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/x[32]_6[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.295    50.274 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/work_carry__0_i_9__11/O
                         net (fo=7, routed)           0.970    51.244    design_1_i/div32_0/inst/div16_1/div8_2_n_258
    SLICE_X41Y31         LUT6 (Prop_lut6_I5_O)        0.124    51.368 r  design_1_i/div32_0/inst/div16_1/work_carry__0_i_6__12/O
                         net (fo=1, routed)           0.000    51.368    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[34]_1[2]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.766 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.994 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.994    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.108 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.108    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.222 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.222    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.672 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=84, routed)          1.143    53.815    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/x[32]_9[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.299    54.114 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/work_carry__2_i_11__11/O
                         net (fo=7, routed)           0.777    54.890    design_1_i/div32_0/inst/div16_1/div8_2_n_150
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124    55.014 r  design_1_i/div32_0/inst/div16_1/work_carry__2_i_7__13/O
                         net (fo=1, routed)           0.000    55.014    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/S[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.564 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    55.564    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.678 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    55.678    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.792 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.792    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.906 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    55.906    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.020 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    56.020    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.242 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=123, routed)         1.184    57.427    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/x[32]_6[0]
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.299    57.726 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/work_carry__1_i_10__13/O
                         net (fo=7, routed)           0.644    58.370    design_1_i/div32_0/inst/div16_1/q[1]_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124    58.494 r  design_1_i/div32_0/inst/div16_1/work_carry__1_i_8__14/O
                         net (fo=1, routed)           0.000    58.494    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/x[34]_2[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    59.007 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.007    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    59.124    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    59.241    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.358    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    59.475    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    59.592    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.811 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=87, routed)          0.947    60.758    design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/x[32]_7[0]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.295    61.053 r  design_1_i/div32_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/work_carry__0_i_10__14/O
                         net (fo=7, routed)           0.618    61.672    design_1_i/div32_0/inst/div16_2/work1[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124    61.796 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7/O
                         net (fo=1, routed)           0.000    61.796    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[34]_0[1]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.346 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.346    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.460 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.460    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.574 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.574    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.688    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.802    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    62.916    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.030    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.252 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=121, routed)         1.231    64.483    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/r[0][11]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.299    64.782 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry__0_i_4__16/O
                         net (fo=1, routed)           0.560    65.341    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[32]_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.868 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.868    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.981 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.981    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.095 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    66.095    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.209 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    66.209    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.323 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.323    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    66.437    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    66.551    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.773 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=90, routed)          0.967    67.741    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/x[32]_2[0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.299    68.040 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_1/work_carry_i_8__16/O
                         net (fo=7, routed)           0.838    68.877    design_1_i/div32_0/inst/div16_2/div8_1_n_265
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124    69.001 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__1/O
                         net (fo=1, routed)           0.000    69.001    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32][3]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    69.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    69.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    69.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.858 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    69.858    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.972 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    69.972    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.086 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.086    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.200 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    70.200    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.422 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=119, routed)         1.219    71.641    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/x[50]_1[0]
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.299    71.940 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_1/div1_2/work_carry_i_8__17/O
                         net (fo=7, routed)           0.603    72.544    design_1_i/div32_0/inst/div16_2/div8_1_n_269
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    72.668 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__2/O
                         net (fo=1, routed)           0.000    72.668    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/x[32][3]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.069 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    73.069    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.183 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.183    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.297 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.297    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.411 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    73.411    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.525 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.525    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.639 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.639    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.753 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.753    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.867 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    73.867    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.089 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=93, routed)          0.890    74.978    design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/x[32]_5[0]
    SLICE_X52Y39         LUT5 (Prop_lut5_I3_O)        0.299    75.277 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_1/div2_2/div1_1/work_carry__0_i_9__18/O
                         net (fo=7, routed)           0.665    75.942    design_1_i/div32_0/inst/div16_2/div8_1_n_255
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    76.066 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    76.066    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[32]_1[3]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    76.442 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.442    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.559 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.559    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.676 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    76.676    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    76.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    76.910    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    77.027    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    77.144    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    77.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=117, routed)         0.894    78.257    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/r[0]_4[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.295    78.552 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry_i_2__20/O
                         net (fo=1, routed)           0.615    79.167    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/DI[1]
    SLICE_X49Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.565 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.021    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.135    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    80.249    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.363 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.001    80.364    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.586 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=96, routed)          0.964    81.550    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/x[46]_6[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.299    81.849 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_1/work_carry__1_i_10__20/O
                         net (fo=7, routed)           0.651    82.499    design_1_i/div32_0/inst/div16_2/div8_1_n_254
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    82.623 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    82.623    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[32]_2[1]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.173 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.173    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.287 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.001    83.288    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.402 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.402    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.516 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.516    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.630 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    83.630    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.744 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    83.744    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.966 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=115, routed)         1.084    85.050    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/x[46]_9[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.325    85.375 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_1/div1_2/work_carry__4_i_9__21/O
                         net (fo=7, routed)           0.657    86.032    design_1_i/div32_0/inst/div16_2/div8_1_n_121
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    86.358 r  design_1_i/div32_0/inst/div16_2/work_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.358    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/x[34]_2[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    86.734 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.734    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.851 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.851    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.968 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    86.968    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.187 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=99, routed)          0.851    88.038    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/x[46]_4[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.295    88.333 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_1/work_carry__0_i_10__22/O
                         net (fo=7, routed)           0.695    89.028    design_1_i/div32_0/inst/div16_2/work[35]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    89.152 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    89.152    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/x[50]_0[1]
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.702 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.702    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.816 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.816    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.930 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    89.930    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.044 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.044    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__3_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.158 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.158    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__4_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.272 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.272    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__5_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.386 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    90.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__6_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    90.608 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=113, routed)         1.104    91.712    design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_0[12]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.299    92.011 r  design_1_i/div32_0/inst/div16_2/div8_1/div4_2/div2_2/div1_2/work_carry__0_i_10__23/O
                         net (fo=7, routed)           0.317    92.328    design_1_i/div32_0/inst/div16_2/div8_1_n_283
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    92.452 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__8/O
                         net (fo=1, routed)           0.000    92.452    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[50]_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.002 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    93.002    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__0_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.116 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    93.116    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.230 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    93.230    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__2_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.344 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    93.344    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.458 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    93.458    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__4_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.572 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    93.572    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.686 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    93.686    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__6_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    93.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=102, routed)         0.911    94.819    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/O[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.299    95.118 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_1/work_carry_i_8__24/O
                         net (fo=7, routed)           0.337    95.456    design_1_i/div32_0/inst/div16_2/div8_2_n_256
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    95.580 r  design_1_i/div32_0/inst/div16_2/work_carry_i_4__9/O
                         net (fo=1, routed)           0.000    95.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[46][3]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.981 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry/CO[3]
                         net (fo=1, routed)           0.000    95.981    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.095 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000    96.095    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.209 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000    96.209    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.323 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000    96.323    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.437 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    96.437    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__3_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.551 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    96.551    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__4_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.665 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    96.665    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.779 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    96.779    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__6_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    97.001 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=111, routed)         0.833    97.833    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/x[42]_5[0]
    SLICE_X42Y64         LUT5 (Prop_lut5_I3_O)        0.299    98.132 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_1/div1_2/work_carry__3_i_10__25/O
                         net (fo=7, routed)           0.774    98.906    design_1_i/div32_0/inst/div16_2/div8_2_n_157
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    99.030 r  design_1_i/div32_0/inst/div16_2/work_carry__3_i_7__10/O
                         net (fo=1, routed)           0.000    99.030    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[58]_0[1]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.580 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000    99.580    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.694 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000    99.694    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.808 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000    99.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.922 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000    99.922    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__6_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   100.144 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=105, routed)         0.731   100.875    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/x[42]_4[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   101.174 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_1/r[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.703   101.876    design_1_i/div32_0/inst/div16_2/div8_2_n_255
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124   102.000 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_8__11/O
                         net (fo=1, routed)           0.000   102.000    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[46]_0[0]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.532 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   102.532    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.646 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   102.646    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__1_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.760 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   102.760    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.874 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   102.874    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.988 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   102.988    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.102 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   103.102    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.216 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   103.216    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   103.438 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/work_carry__7/O[0]
                         net (fo=109, routed)         0.947   104.386    design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/x[38]_5[0]
    SLICE_X41Y64         LUT5 (Prop_lut5_I3_O)        0.299   104.685 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_1/div2_2/div1_2/r[4]_INST_0_i_2/O
                         net (fo=7, routed)           0.570   105.255    design_1_i/div32_0/inst/div16_2/div8_2_n_263
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124   105.379 r  design_1_i/div32_0/inst/div16_2/work_carry_i_5__12/O
                         net (fo=1, routed)           0.000   105.379    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[42][2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.777 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry/CO[3]
                         net (fo=1, routed)           0.000   105.777    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.891 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   105.891    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.005 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   106.005    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.119 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   106.119    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.233 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   106.233    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.347 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   106.347    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.461 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   106.461    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.575 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   106.575    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__6_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.797 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/work_carry__7/O[0]
                         net (fo=108, routed)         1.011   107.808    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/x[38]_7[0]
    SLICE_X45Y67         LUT5 (Prop_lut5_I3_O)        0.299   108.107 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_1/r[9]_INST_0_i_1/O
                         net (fo=6, routed)           0.645   108.753    design_1_i/div32_0/inst/div16_2/div8_2_n_248
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124   108.877 r  design_1_i/div32_0/inst/div16_2/work_carry__1_i_7__13/O
                         net (fo=1, routed)           0.000   108.877    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/x[50]_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   109.410 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   109.410    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__1_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.527 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   109.527    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__2_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.644 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   109.644    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__3_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.761 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   109.761    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.878 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   109.878    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__5_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.995 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   109.995    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__6_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.214 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_1/work_carry__7/O[0]
                         net (fo=94, routed)          0.927   111.141    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/x[38]_3[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.295   111.436 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_1/div1_2/r[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.456   111.892    design_1_i/div32_0/inst/div16_2/div8_2_n_262
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.124   112.016 r  design_1_i/div32_0/inst/div16_2/work_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000   112.016    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/x[46][1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.566 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0/CO[3]
                         net (fo=1, routed)           0.000   112.566    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__0_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.680 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1/CO[3]
                         net (fo=1, routed)           0.000   112.680    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.794 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2/CO[3]
                         net (fo=1, routed)           0.000   112.794    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.908 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3/CO[3]
                         net (fo=1, routed)           0.000   112.908    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.022 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4/CO[3]
                         net (fo=1, routed)           0.000   113.022    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.136 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5/CO[3]
                         net (fo=1, routed)           0.000   113.136    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__5_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.250 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6/CO[3]
                         net (fo=1, routed)           0.000   113.250    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__6_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   113.472 f  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/work_carry__7/O[0]
                         net (fo=33, routed)          0.728   114.200    design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/r[1][0]
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.299   114.499 r  design_1_i/div32_0/inst/div16_2/div8_2/div4_2/div2_2/div1_2/q[0]_INST_0/O
                         net (fo=1, routed)           0.000   114.499    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[0]
    SLICE_X51Y72         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         1.425     8.473    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y72         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism              0.485     8.958    
                         clock uncertainty           -0.074     8.883    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.031     8.914    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                        -114.499    
  -------------------------------------------------------------------
                         slack                               -105.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.557    -0.590    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X31Y30         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.112    -0.337    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X30Y31         SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.825    -0.830    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y31         SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.255    -0.575    
    SLICE_X30Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.392    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][39]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.557    -0.590    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y29         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][39]/Q
                         net (fo=1, routed)           0.118    -0.308    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][39]
    SLICE_X42Y29         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][39]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.824    -0.831    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y29         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][39]_srl14/CLK
                         clock pessimism              0.274    -0.557    
    SLICE_X42Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.374    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][39]_srl14
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.556    -0.591    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y27         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.118    -0.309    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X42Y27         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.822    -0.833    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y27         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.274    -0.559    
    SLICE_X42Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.376    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.552    -0.595    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y72         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                         net (fo=1, routed)           0.143    -0.311    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    SLICE_X50Y70         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.822    -0.833    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y70         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.397    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.560    -0.587    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.113    -0.346    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X56Y65         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.826    -0.828    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y65         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.444    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.562    -0.585    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y39         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                         net (fo=1, routed)           0.113    -0.344    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    SLICE_X34Y39         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.831    -0.824    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y39         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
                         clock pessimism              0.252    -0.572    
    SLICE_X34Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.442    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.563    -0.584    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y42         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.113    -0.343    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X34Y42         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.832    -0.823    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y42         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.252    -0.571    
    SLICE_X34Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.441    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.556    -0.591    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X33Y29         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                         net (fo=1, routed)           0.177    -0.273    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    SLICE_X34Y29         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.822    -0.833    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
                         clock pessimism              0.274    -0.559    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.376    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.214%)  route 0.164ns (53.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][55]/Q
                         net (fo=1, routed)           0.164    -0.278    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][55]
    SLICE_X38Y41         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.833    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y41         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14/CLK
                         clock pessimism              0.255    -0.567    
    SLICE_X38Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.384    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][55]_srl14
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.552    -0.595    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/Q
                         net (fo=1, routed)           0.099    -0.355    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][1]
    SLICE_X52Y70         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=480, routed)         0.822    -0.833    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y70         SRL16E                                       r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X52Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.471    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y65     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y65     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y65     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][16]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][19]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][21]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y65     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y65     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][16]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y29     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y50     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y33     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][16]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



