#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 18 18:56:59 2017
# Process ID: 5784
# Current directory: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_0_0_synth_1
# Command line: vivado -log design_1_axi_clock_converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_clock_converter_0_0.tcl
# Log file: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_0_0_synth_1/design_1_axi_clock_converter_0_0.vds
# Journal file: /home/tianzhao/quartus_16_fringe_ref/spatial-lang-arria10/gen/DRAMWriteTest/verilog-zynq/project_1/project_1.runs/design_1_axi_clock_converter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_clock_converter_0_0.tcl -notrace
