{
  "module_name": "smc9194.h",
  "hash_id": "8d13554bad6fa5729716b6dedb256595796f4976e63b143c3f01082c5ade6d6a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/smsc/smc9194.h",
  "human_readable_source": " \n#ifndef _SMC9194_H_\n#define _SMC9194_H_\n\n \n\ntypedef unsigned char\t\t\tbyte;\ntypedef unsigned short\t\t\tword;\ntypedef unsigned long int \t\tdword;\n\n\n \n\n#define SMC_IO_EXTENT\t16\n\n\n \n\n \n#define\tBANK_SELECT\t\t14\n\n \n\n#define\tTCR \t\t0    \t \n#define TCR_ENABLE\t0x0001\t \n#define TCR_FDUPLX    \t0x0800   \n#define TCR_STP_SQET\t0x1000\t \n#define\tTCR_MON_CNS\t0x0400\t \n#define\tTCR_PAD_ENABLE\t0x0080\t \n\n#define\tTCR_CLEAR\t0\t \n \n \n#define\tTCR_NORMAL  \tTCR_ENABLE\n\n\n#define EPH_STATUS\t2\n#define ES_LINK_OK\t0x4000\t \n\n#define\tRCR\t\t4\n#define RCR_SOFTRESET\t0x8000 \t \n#define\tRCR_STRIP_CRC\t0x200\t \n#define RCR_ENABLE\t0x100\t \n#define RCR_ALMUL\t0x4 \t \n#define\tRCR_PROMISC\t0x2\t \n\n \n#define\tRCR_NORMAL\t(RCR_STRIP_CRC | RCR_ENABLE)\n#define RCR_CLEAR\t0x0\t\t \n\n#define\tCOUNTER\t\t6\n#define\tMIR\t\t8\n#define\tMCR\t\t10\n \n\n \n#define CONFIG\t\t\t0\n#define CFG_AUI_SELECT\t \t0x100\n#define\tBASE\t\t\t2\n#define\tADDR0\t\t\t4\n#define\tADDR1\t\t\t6\n#define\tADDR2\t\t\t8\n#define\tGENERAL\t\t\t10\n#define\tCONTROL\t\t\t12\n#define\tCTL_POWERDOWN\t\t0x2000\n#define\tCTL_LE_ENABLE\t\t0x80\n#define\tCTL_CR_ENABLE\t\t0x40\n#define\tCTL_TE_ENABLE\t\t0x0020\n#define CTL_AUTO_RELEASE\t0x0800\n#define\tCTL_EPROM_ACCESS\t0x0003  \n\n \n#define MMU_CMD\t\t0\n#define MC_BUSY\t\t1\t \n#define MC_NOP\t\t0\n#define\tMC_ALLOC\t0x20  \t \n#define\tMC_RESET\t0x40\n#define\tMC_REMOVE\t0x60  \t \n#define MC_RELEASE  \t0x80  \t \n#define MC_FREEPKT  \t0xA0  \t \n#define MC_ENQUEUE\t0xC0 \t \n\n#define\tPNR_ARR\t\t2\n#define FIFO_PORTS\t4\n\n#define FP_RXEMPTY  0x8000\n#define FP_TXEMPTY  0x80\n\n#define\tPOINTER\t\t6\n#define PTR_READ\t0x2000\n#define\tPTR_RCV\t\t0x8000\n#define\tPTR_AUTOINC \t0x4000\n#define PTR_AUTO_INC\t0x0040\n\n#define\tDATA_1\t\t8\n#define\tDATA_2\t\t10\n#define\tINTERRUPT\t12\n\n#define INT_MASK\t13\n#define IM_RCV_INT\t0x1\n#define\tIM_TX_INT\t0x2\n#define\tIM_TX_EMPTY_INT\t0x4\n#define\tIM_ALLOC_INT\t0x8\n#define\tIM_RX_OVRN_INT\t0x10\n#define\tIM_EPH_INT\t0x20\n#define\tIM_ERCV_INT\t0x40  \n\n \n#define\tMULTICAST1\t0\n#define\tMULTICAST2\t2\n#define\tMULTICAST3\t4\n#define\tMULTICAST4\t6\n#define\tMGMT\t\t8\n#define\tREVISION\t10  \n\n\n \n#define\tERCV\t\t12\n\n#define CHIP_9190\t3\n#define CHIP_9194\t4\n#define CHIP_9195\t5\n#define CHIP_91100\t7\n\nstatic const char * chip_ids[ 15 ] =  {\n\tNULL, NULL, NULL,\n\t  \"SMC91C90/91C92\",\n\t  \"SMC91C94\",\n\t  \"SMC91C95\",\n\tNULL,\n\t  \"SMC91C100\",\n\t  \"SMC91C100FD\",\n\tNULL, NULL, NULL,\n\tNULL, NULL, NULL};\n\n \n#define TS_SUCCESS 0x0001\n#define TS_LOSTCAR 0x0400\n#define TS_LATCOL  0x0200\n#define TS_16COL   0x0010\n\n \n#define RS_ALGNERR\t0x8000\n#define RS_BADCRC\t0x2000\n#define RS_ODDFRAME\t0x1000\n#define RS_TOOLONG\t0x0800\n#define RS_TOOSHORT\t0x0400\n#define RS_MULTICAST\t0x0001\n#define RS_ERRORS\t(RS_ALGNERR | RS_BADCRC | RS_TOOLONG | RS_TOOSHORT)\n\nstatic const char * interfaces[ 2 ] = { \"TP\", \"AUI\" };\n\n \n\n \n\n#define SMC_SELECT_BANK(x)  { outw( x, ioaddr + BANK_SELECT ); }\n\n \n#define SMC_DELAY() { inw( ioaddr + RCR );\\\n\t\t\tinw( ioaddr + RCR );\\\n\t\t\tinw( ioaddr + RCR );  }\n\n \n#define SMC_ENABLE_INT(x) {\\\n\t\tunsigned char mask;\\\n\t\tSMC_SELECT_BANK(2);\\\n\t\tmask = inb( ioaddr + INT_MASK );\\\n\t\tmask |= (x);\\\n\t\toutb( mask, ioaddr + INT_MASK ); \\\n}\n\n \n\n#define SMC_DISABLE_INT(x) {\\\n\t\tunsigned char mask;\\\n\t\tSMC_SELECT_BANK(2);\\\n\t\tmask = inb( ioaddr + INT_MASK );\\\n\t\tmask &= ~(x);\\\n\t\toutb( mask, ioaddr + INT_MASK ); \\\n}\n\n \n#define SMC_INTERRUPT_MASK   (IM_EPH_INT | IM_RX_OVRN_INT | IM_RCV_INT)\n\n#endif   \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}