<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Machine [
<!ELEMENT Machine (PunctChar*, Field*, FileChannel*, Register*, RegisterArray*, ConditionBit*, RAM*, Set*, Test*, Increment*, Shift*, Logical*, Arithmetic*, Branch*, TransferRtoR*, TransferRtoA*, TransferAtoR*, Decode*, SetCondBit*, IO*, MemoryAccess*, End, Comment*, EQU*, FetchSequence, MachineInstruction*, HighlightingInfo?, LoadingInfo?, IndexingInfo?, ProgramCounterInfo?, ModuleWindowsInfo?) >
<!ATTLIST Machine name CDATA "unnamed">
<!ELEMENT PunctChar EMPTY>
<!ATTLIST PunctChar char CDATA #REQUIRED use  (symbol|token|label|comment|pseudo|illegal) #REQUIRED>
<!ELEMENT Field (FieldValue*)>
<!ATTLIST Field name CDATA #REQUIRED type  (required|optional|ignored) #REQUIRED numBits CDATA #REQUIRED relativity (absolute|pcRelativePreIncr|pcRelativePostIncr) #REQUIRED defaultValue CDATA #REQUIRED signed (true|false) #REQUIRED id ID #REQUIRED>
<!ELEMENT FieldValue EMPTY>
<!ATTLIST FieldValue name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT FileChannel EMPTY>
<!ATTLIST FileChannel file CDATA #REQUIRED id CDATA #REQUIRED>
<!ELEMENT Register EMPTY>
<!ATTLIST Register name CDATA #REQUIRED width CDATA #REQUIRED initialValue CDATA #REQUIRED readOnly (true|false) "false" id ID #REQUIRED>
<!ELEMENT RegisterArray (Register+)>
<!ATTLIST RegisterArray name CDATA #REQUIRED width CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT ConditionBit EMPTY>
<!ATTLIST ConditionBit name CDATA #REQUIRED bit CDATA #REQUIRED register IDREF #REQUIRED halt (true|false) "false" id ID #REQUIRED>
<!ELEMENT RAM EMPTY>
<!ATTLIST RAM name CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED cellSize CDATA "8">
<!ELEMENT Increment EMPTY>
<!ATTLIST Increment name CDATA #REQUIRED register IDREF #REQUIRED overflowBit IDREF #IMPLIED carryBit IDREF #IMPLIED delta CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Arithmetic EMPTY>
<!ATTLIST Arithmetic name CDATA #REQUIRED type (ADD|SUBTRACT|MULTIPLY|DIVIDE) #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED overflowBit IDREF #IMPLIED  carryBit IDREF #IMPLIED  id ID #REQUIRED>
<!ELEMENT TransferRtoR EMPTY>
<!ATTLIST TransferRtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT TransferRtoA EMPTY>
<!ATTLIST TransferRtoA name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT TransferAtoR EMPTY>
<!ATTLIST TransferAtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT Shift EMPTY>
<!ATTLIST Shift name CDATA #REQUIRED source IDREF #REQUIRED destination IDREF #REQUIRED type (logical | arithmetic | cyclic) #REQUIRED direction (right | left) #REQUIRED distance CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Branch EMPTY>
<!ATTLIST Branch name CDATA #REQUIRED amount CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Logical EMPTY>
<!ATTLIST Logical name CDATA #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED type (AND | OR | NAND | NOR | XOR | NOT) #REQUIRED id ID #REQUIRED>
<!ELEMENT Set EMPTY>
<!ATTLIST Set name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED value CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Test EMPTY >
<!ATTLIST Test name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED comparison (EQ | NE | LT | GT | LE | GE ) #REQUIRED value CDATA #REQUIRED omission CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Decode EMPTY >
<!ATTLIST Decode name CDATA #REQUIRED ir IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT IO EMPTY >
<!ATTLIST IO name CDATA #REQUIRED direction (input | output) #REQUIRED type (integer | ascii | unicode) #REQUIRED buffer IDREF #REQUIRED connection CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT MemoryAccess EMPTY >
<!ATTLIST MemoryAccess name CDATA #REQUIRED direction (read | write ) #REQUIRED memory IDREF #REQUIRED data IDREF #REQUIRED address IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT SetCondBit EMPTY >
<!ATTLIST SetCondBit name CDATA #REQUIRED bit IDREF #REQUIRED value (0 | 1) #REQUIRED id ID #REQUIRED>
<!ELEMENT End EMPTY>
<!ATTLIST End id ID #REQUIRED>
<!ELEMENT Comment EMPTY>
<!ATTLIST Comment name CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Microinstruction EMPTY>
<!ATTLIST Microinstruction microRef IDREF #REQUIRED>
<!ELEMENT MachineInstruction (Microinstruction*)>
<!ATTLIST MachineInstruction name CDATA #REQUIRED opcode CDATA #REQUIRED instructionFormat CDATA #REQUIRED assemblyFormat CDATA #REQUIRED instructionColors CDATA #REQUIRED assemblyColors CDATA #REQUIRED>
<!ELEMENT FetchSequence (Microinstruction*) >
<!ELEMENT EQU EMPTY>
<!ATTLIST EQU name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT HighlightingInfo (RegisterRAMPair*)>
<!ELEMENT RegisterRAMPair EMPTY>
<!ATTLIST RegisterRAMPair register IDREF #REQUIRED ram IDREF #REQUIRED dynamic (true|false) #REQUIRED>
<!ELEMENT LoadingInfo EMPTY>
<!ATTLIST LoadingInfo ram IDREF #IMPLIED startingAddress CDATA "0">
<!ELEMENT IndexingInfo EMPTY>
<!ATTLIST IndexingInfo indexFromRight CDATA "false">
<!ELEMENT ProgramCounterInfo EMPTY>
<!ATTLIST ProgramCounterInfo programCounter IDREF #REQUIRED>
<!ELEMENT ModuleWindowsInfo ((RegisterWindowInfo | RegisterArrayWindowInfo | RAMWindowInfo)*) >
<!ELEMENT RegisterWindowInfo EMPTY>
<!ATTLIST RegisterWindowInfo top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode)  "Decimal">
<!ELEMENT RegisterArrayWindowInfo EMPTY>
<!ATTLIST RegisterArrayWindowInfo array IDREF #REQUIRED top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal">
<!ELEMENT RAMWindowInfo EMPTY>
<!ATTLIST RAMWindowInfo ram IDREF #REQUIRED cellSize CDATA "1" top CDATA "50" left CDATA "50" width CDATA "450" height CDATA "450" contentsbase (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal" addressbase (Decimal|Binary|Hexadecimal) "Decimal">
]>

<Machine name="MACHINE QUE OR" >
	<!--............. Punctuation Options .............-->
	<PunctChar char="!" use="symbol" />
	<PunctChar char="#" use="symbol" />
	<PunctChar char="$" use="symbol" />
	<PunctChar char="%" use="symbol" />
	<PunctChar char="&amp;" use="symbol" />
	<PunctChar char="^" use="symbol" />
	<PunctChar char="_" use="symbol" />
	<PunctChar char="`" use="symbol" />
	<PunctChar char="*" use="symbol" />
	<PunctChar char="?" use="symbol" />
	<PunctChar char="@" use="symbol" />
	<PunctChar char="~" use="symbol" />
	<PunctChar char="+" use="symbol" />
	<PunctChar char="-" use="symbol" />
	<PunctChar char="(" use="token" />
	<PunctChar char=")" use="token" />
	<PunctChar char="," use="token" />
	<PunctChar char="/" use="token" />
	<PunctChar char="=" use="token" />
	<PunctChar char="[" use="token" />
	<PunctChar char="\" use="token" />
	<PunctChar char="]" use="token" />
	<PunctChar char="{" use="token" />
	<PunctChar char="|" use="token" />
	<PunctChar char="}" use="token" />
	<PunctChar char="." use="pseudo" />
	<PunctChar char=":" use="label" />
	<PunctChar char=";" use="comment" />

	<!--......... machine instruction fields ............-->
	<Field name="OP" type="required" numBits="4" relativity="absolute" signed="false" defaultValue="0" id="model.Field1e639ad8">
	</Field>
	<Field name="ADDR" type="required" numBits="12" relativity="absolute" signed="false" defaultValue="0" id="model.Field4e953f76">
	</Field>
	<Field name="RR" type="required" numBits="16" relativity="absolute" signed="false" defaultValue="0" id="model.Field6cb1b346">
	</Field>

	<!--............. FileChannels .................-->
	<!-- none -->

	<!--............. registers .....................-->
	<Register name="AC" width="16" initialValue="0" readOnly="false" id="model.module.Register2d4b6362" />
	<Register name="AR" width="12" initialValue="0" readOnly="false" id="model.module.Register2c560dc0" />
	<Register name="DR" width="16" initialValue="0" readOnly="false" id="model.module.Register74f4169f" />
	<Register name="E" width="1" initialValue="0" readOnly="false" id="model.module.Register2bb3691b" />
	<Register name="FGI" width="1" initialValue="0" readOnly="false" id="model.module.Register5d155f7c" />
	<Register name="FGO" width="1" initialValue="0" readOnly="false" id="model.module.Register41316113" />
	<Register name="I" width="1" initialValue="0" readOnly="false" id="model.module.Register1525c744" />
	<Register name="IEN" width="1" initialValue="0" readOnly="false" id="model.module.Register25ee8f4a" />
	<Register name="INPR" width="16" initialValue="0" readOnly="false" id="model.module.Register52f7da34" />
	<Register name="IR" width="16" initialValue="0" readOnly="false" id="model.module.Register18040080" />
	<Register name="OUTR" width="16" initialValue="0" readOnly="false" id="model.module.Register2320fb23" />
	<Register name="PC" width="12" initialValue="0" readOnly="false" id="model.module.Register72e5b4d2" />
	<Register name="S" width="1" initialValue="0" readOnly="false" id="model.module.Register1eafe6c0" />
	<Register name="T" width="1" initialValue="0" readOnly="false" id="model.module.Register2697e595" />
	<Register name="TR" width="16" initialValue="0" readOnly="false" id="model.module.Register24afb87" />

	<!--............. register arrays ...............-->
	<!-- none -->

	<!--............. condition bits ................-->
	<ConditionBit name="CARRY-OUT" bit="0" register="model.module.Register2bb3691b" halt="false" id="model.module.ConditionBit5d569c38" />
	<ConditionBit name="HALT-BIT" bit="0" register="model.module.Register1eafe6c0" halt="true" id="model.module.ConditionBit3caee8b4" />

	<!--............. rams ..........................-->
	<RAM name="RAM" length="4096" cellSize="16" id="model.module.RAM258c19f9" />

	<!--............. set ...........................-->
	<Set name="AC&lt;-0" register="model.module.Register2d4b6362" start="0" numBits="16" value="0" id="model.microinstruction.CpusimSet704f580c" />
	<Set name="E&lt;-0" register="model.module.Register2bb3691b" start="0" numBits="1" value="0" id="model.microinstruction.CpusimSet1911ad61" />
	<Set name="FGI&lt;-0" register="model.module.Register5d155f7c" start="0" numBits="1" value="0" id="model.microinstruction.CpusimSet52b10dbf" />
	<Set name="FGO&lt;-0" register="model.module.Register41316113" start="0" numBits="1" value="0" id="model.microinstruction.CpusimSet1d323013" />
	<Set name="IEN&lt;-0" register="model.module.Register25ee8f4a" start="0" numBits="1" value="0" id="model.microinstruction.CpusimSet9dcec71" />
	<Set name="IEN&lt;-1" register="model.module.Register25ee8f4a" start="0" numBits="1" value="1" id="model.microinstruction.CpusimSet53dad400" />

	<!--............. test ..........................-->
	<Test name="if(AC!=0) Skip-1" register="model.module.Register2d4b6362" start="0" numBits="16" comparison="NE" value="0" omission="1" id="model.microinstruction.Test7868da27" />
	<Test name="if(AC[15]!=0 Skip-1" register="model.module.Register2d4b6362" start="15" numBits="1" comparison="NE" value="0" omission="1" id="model.microinstruction.Test7456cf91" />
	<Test name="if(AC[15]!=1 Skip-1" register="model.module.Register2d4b6362" start="15" numBits="1" comparison="NE" value="1" omission="1" id="model.microinstruction.Test1a870a0e" />
	<Test name="if(DR!=0) Skip-1" register="model.module.Register74f4169f" start="0" numBits="16" comparison="NE" value="0" omission="1" id="model.microinstruction.Test1f78b78a" />
	<Test name="if(E!=0) Skip-1" register="model.module.Register2bb3691b" start="0" numBits="1" comparison="NE" value="0" omission="1" id="model.microinstruction.Test21ffefa0" />
	<Test name="if(FGI!=1) Skip-1" register="model.module.Register5d155f7c" start="0" numBits="1" comparison="NE" value="1" omission="1" id="model.microinstruction.Test63978649" />
	<Test name="if(FGO!=0) Skip-1" register="model.module.Register41316113" start="0" numBits="1" comparison="NE" value="0" omission="1" id="model.microinstruction.Test41e2274f" />

	<!--............. increment .....................-->
	<Increment name="AC&lt;-AC+1" register="model.module.Register2d4b6362" delta="1" id="model.microinstruction.Increment1bfc1c1e" />
	<Increment name="AR&lt;-AR+1" register="model.module.Register2c560dc0" delta="1" id="model.microinstruction.Increment45a0722e" />
	<Increment name="DR&lt;-DR+1" register="model.module.Register74f4169f" delta="1" id="model.microinstruction.Increment1ada011d" />
	<Increment name="PC&lt;-PC+1" register="model.module.Register72e5b4d2" delta="1" id="model.microinstruction.Increment4ad28556" />

	<!--............. shift .........................-->
	<Shift name="shl AC" type="logical" source="model.module.Register2d4b6362" destination="model.module.Register2d4b6362" direction="left" distance="1" id="model.microinstruction.Shift31356cfe" />
	<Shift name="shr AC" type="logical" source="model.module.Register2d4b6362" destination="model.module.Register2d4b6362" direction="right" distance="1" id="model.microinstruction.Shift77c259f4" />

	<!--............. logical .......................-->
	<Logical name="AC&lt;-AC OR DR" type="OR" source1="model.module.Register2d4b6362" source2="model.module.Register74f4169f" destination="model.module.Register2d4b6362" id="model.microinstruction.Logical20ccfb18" />
	<Logical name="AC&lt;-AC'" type="NOT" source1="model.module.Register2d4b6362" source2="model.module.Register2d4b6362" destination="model.module.Register2d4b6362" id="model.microinstruction.Logical3dda7cf8" />
	<Logical name="AC&lt;-AC^DR" type="AND" source1="model.module.Register2d4b6362" source2="model.module.Register74f4169f" destination="model.module.Register2d4b6362" id="model.microinstruction.Logical637cb620" />
	<Logical name="E&lt;-E'" type="NOT" source1="model.module.Register2bb3691b" source2="model.module.Register2bb3691b" destination="model.module.Register2bb3691b" id="model.microinstruction.Logical79b4742d" />

	<!--............. arithmetic ....................-->
	<Arithmetic name="AC&lt;-AC+DR" type="ADD" source1="model.module.Register2d4b6362" source2="model.module.Register74f4169f" destination="model.module.Register2d4b6362" id="model.microinstruction.Arithmetic1c5c9f16" />

	<!--............. branch ........................-->
	<!-- none -->

	<!--............. transferRtoR ..................-->
	<TransferRtoR name="AC(0)&lt;-T" source="model.module.Register2697e595" srcStartBit="0" dest="model.module.Register2d4b6362" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR728f1dd9" />
	<TransferRtoR name="AC(15)&lt;-E" source="model.module.Register2bb3691b" srcStartBit="0" dest="model.module.Register2d4b6362" destStartBit="15" numBits="1" id="model.microinstruction.TransferRtoR74c4781e" />
	<TransferRtoR name="AC&lt;-DR" source="model.module.Register74f4169f" srcStartBit="0" dest="model.module.Register2d4b6362" destStartBit="0" numBits="16" id="model.microinstruction.TransferRtoR2e8b7fb7" />
	<TransferRtoR name="AR&lt;-IR(0-11)" source="model.module.Register18040080" srcStartBit="0" dest="model.module.Register2c560dc0" destStartBit="0" numBits="12" id="model.microinstruction.TransferRtoR56d7f15f" />
	<TransferRtoR name="AR&lt;-PC" source="model.module.Register72e5b4d2" srcStartBit="0" dest="model.module.Register2c560dc0" destStartBit="0" numBits="12" id="model.microinstruction.TransferRtoR5c3c5f89" />
	<TransferRtoR name="AR&lt;-TR(4-15)" source="model.module.Register24afb87" srcStartBit="4" dest="model.module.Register2c560dc0" destStartBit="0" numBits="12" id="model.microinstruction.TransferRtoRb6fd898" />
	<TransferRtoR name="E&lt;-AC(15)" source="model.module.Register2d4b6362" srcStartBit="15" dest="model.module.Register2bb3691b" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR7e6c6885" />
	<TransferRtoR name="E&lt;-T" source="model.module.Register2697e595" srcStartBit="0" dest="model.module.Register2bb3691b" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR1758331e" />
	<TransferRtoR name="I&lt;-IR(15)" source="model.module.Register18040080" srcStartBit="15" dest="model.module.Register1525c744" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR2926e66b" />
	<TransferRtoR name="PC&lt;-AR" source="model.module.Register2c560dc0" srcStartBit="0" dest="model.module.Register72e5b4d2" destStartBit="0" numBits="12" id="model.microinstruction.TransferRtoR5cf840cf" />
	<TransferRtoR name="T&lt;-AC(0)" source="model.module.Register2d4b6362" srcStartBit="0" dest="model.module.Register2697e595" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR41cd3395" />
	<TransferRtoR name="T&lt;-E" source="model.module.Register2bb3691b" srcStartBit="0" dest="model.module.Register2697e595" destStartBit="0" numBits="1" id="model.microinstruction.TransferRtoR17db2871" />
	<TransferRtoR name="TR&lt;-PC" source="model.module.Register72e5b4d2" srcStartBit="0" dest="model.module.Register24afb87" destStartBit="4" numBits="12" id="model.microinstruction.TransferRtoR950815f" />

	<!--............. transferRtoA ..................-->
	<!-- none -->

	<!--............. transferAtoR ..................-->
	<!-- none -->

	<!--............. decode ........................-->
	<Decode name="DECODE IR(0-3)" ir="model.module.Register18040080" id="model.microinstruction.Decode17b05682" />

	<!--............. set condition bit .............-->
	<SetCondBit name="HLT" bit="model.module.ConditionBit3caee8b4" value="1" id="model.microinstruction.SetCondBit3f498e7a" />

	<!--............. io ............................-->
	<IO name="AC(0-7)&lt;-INPR" direction="input" type="integer" buffer="model.module.Register2d4b6362" connection="[Console]" id="model.microinstruction.IO711fb142" />
	<IO name="OUTR&lt;-AC(0-7)" direction="output" type="integer" buffer="model.module.Register2d4b6362" connection="[Console]" id="model.microinstruction.IO7c488c47" />

	<!--............. memory access .................-->
	<MemoryAccess name="DR&lt;-M[AR]" direction="read" memory="model.module.RAM258c19f9" data="model.module.Register74f4169f" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess6959d10a" />
	<MemoryAccess name="IR&lt;-M[AR]" direction="read" memory="model.module.RAM258c19f9" data="model.module.Register18040080" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess16898fa4" />
	<MemoryAccess name="M[AR]&lt;-AC" direction="write" memory="model.module.RAM258c19f9" data="model.module.Register2d4b6362" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess2e1b0386" />
	<MemoryAccess name="M[AR]&lt;-DR" direction="write" memory="model.module.RAM258c19f9" data="model.module.Register74f4169f" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess9ed56ce" />
	<MemoryAccess name="M[AR]&lt;-TR" direction="write" memory="model.module.RAM258c19f9" data="model.module.Register24afb87" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess16a28776" />
	<MemoryAccess name="TR&lt;-M[AR]" direction="read" memory="model.module.RAM258c19f9" data="model.module.Register24afb87" address="model.module.Register2c560dc0" id="model.microinstruction.MemoryAccess4c8cdea9" />

	<!--............. end ...........................-->
	<End id="model.microinstruction.End3a7df38d" />

	<!--............. comment ...........................-->
	<!-- none -->

	<!--............. global equs ..................-->
	<!-- none -->

	<!--............. fetch sequence ................-->
	<FetchSequence>
		<Microinstruction microRef="model.microinstruction.TransferRtoR5c3c5f89" />
		<Microinstruction microRef="model.microinstruction.MemoryAccess16898fa4" />
		<Microinstruction microRef="model.microinstruction.Increment4ad28556" />
		<Microinstruction microRef="model.microinstruction.TransferRtoR56d7f15f" />
		<Microinstruction microRef="model.microinstruction.TransferRtoR2926e66b" />
		<Microinstruction microRef="model.microinstruction.Decode17b05682" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</FetchSequence>

	<!--............. machine instructions ..........-->

	<MachineInstruction name="OR" opcode="7" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#9bc1c8 #e5c0ec" assemblyColors="#9bc1c8 #e5c0ec" >
		<Microinstruction microRef="model.microinstruction.MemoryAccess6959d10a" />
		<Microinstruction microRef="model.microinstruction.Logical20ccfb18" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="OUT" opcode="f400" instructionFormat="RR" assemblyFormat="RR" instructionColors="#82f0b0" assemblyColors="#82f0b0" >
		<Microinstruction microRef="model.microinstruction.IO7c488c47" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="INP" opcode="f800" instructionFormat="RR" assemblyFormat="RR" instructionColors="#a384ea" assemblyColors="#a384ea" >
		<Microinstruction microRef="model.microinstruction.IO711fb142" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="ISZ_I" opcode="e" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#cd8fc2 #9fe2a2" assemblyColors="#cd8fc2 #9fe2a2" >
	</MachineInstruction>

	<MachineInstruction name="BSA_I" opcode="d" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#b0a5b1 #8ddbc5" assemblyColors="#b0a5b1 #8ddbc5" >
	</MachineInstruction>

	<MachineInstruction name="BUN_I" opcode="c" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#f8a3d3 #b8e5cc" assemblyColors="#f8a3d3 #b8e5cc" >
	</MachineInstruction>

	<MachineInstruction name="STA_I" opcode="b" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#f48bf5 #b5fecd" assemblyColors="#f48bf5 #b5fecd" >
	</MachineInstruction>

	<MachineInstruction name="LDA_I" opcode="a" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#e8dec0 #8cf6a0" assemblyColors="#e8dec0 #8cf6a0" >
	</MachineInstruction>

	<MachineInstruction name="ADD_I" opcode="9" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#9ee6e3 #9a8c8e" assemblyColors="#9ee6e3 #9a8c8e" >
	</MachineInstruction>

	<MachineInstruction name="AND_I" opcode="8" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#caba94 #b3efdf" assemblyColors="#caba94 #b3efdf" >
	</MachineInstruction>

	<MachineInstruction name="ISZ" opcode="6" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#92dccb #a9a1e6" assemblyColors="#92dccb #a9a1e6" >
	</MachineInstruction>

	<MachineInstruction name="BSA" opcode="5" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#aebdcf #ef83d1" assemblyColors="#aebdcf #ef83d1" >
	</MachineInstruction>

	<MachineInstruction name="BUN" opcode="4" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#d3f6f5 #87e58c" assemblyColors="#d3f6f5 #87e58c" >
	</MachineInstruction>

	<MachineInstruction name="STA" opcode="3" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#cefdd1 #deb7e8" assemblyColors="#cefdd1 #deb7e8" >
		<Microinstruction microRef="model.microinstruction.MemoryAccess2e1b0386" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="LDA" opcode="2" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#a0ed85 #82fce8" assemblyColors="#a0ed85 #82fce8" >
	</MachineInstruction>

	<MachineInstruction name="ADD" opcode="1" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#a29fc3 #e2a4ae" assemblyColors="#a29fc3 #e2a4ae" >
		<Microinstruction microRef="model.microinstruction.MemoryAccess6959d10a" />
		<Microinstruction microRef="model.microinstruction.Arithmetic1c5c9f16" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="AND" opcode="0" instructionFormat="OP ADDR" assemblyFormat="OP ADDR" instructionColors="#c0b3bd #e498c6" assemblyColors="#c0b3bd #e498c6" >
		<Microinstruction microRef="model.microinstruction.MemoryAccess6959d10a" />
		<Microinstruction microRef="model.microinstruction.Logical637cb620" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="HLT" opcode="7001" instructionFormat="RR" assemblyFormat="RR" instructionColors="#e8ce96" assemblyColors="#e8ce96" >
		<Microinstruction microRef="model.microinstruction.SetCondBit3f498e7a" />
		<Microinstruction microRef="model.microinstruction.End3a7df38d" />
	</MachineInstruction>

	<MachineInstruction name="SZE" opcode="7002" instructionFormat="RR" assemblyFormat="RR" instructionColors="#e4dabe" assemblyColors="#e4dabe" >
	</MachineInstruction>

	<MachineInstruction name="SZA" opcode="7004" instructionFormat="RR" assemblyFormat="RR" instructionColors="#eff2d9" assemblyColors="#eff2d9" >
	</MachineInstruction>

	<MachineInstruction name="SNA" opcode="7008" instructionFormat="RR" assemblyFormat="RR" instructionColors="#dcc3a7" assemblyColors="#dcc3a7" >
	</MachineInstruction>

	<MachineInstruction name="SPA" opcode="7010" instructionFormat="RR" assemblyFormat="RR" instructionColors="#aeb981" assemblyColors="#aeb981" >
	</MachineInstruction>

	<MachineInstruction name="INC" opcode="7020" instructionFormat="RR" assemblyFormat="RR" instructionColors="#9784db" assemblyColors="#9784db" >
	</MachineInstruction>

	<MachineInstruction name="CIL" opcode="7040" instructionFormat="RR" assemblyFormat="RR" instructionColors="#99f58a" assemblyColors="#99f58a" >
	</MachineInstruction>

	<MachineInstruction name="CIR" opcode="7080" instructionFormat="RR" assemblyFormat="RR" instructionColors="#fdabec" assemblyColors="#fdabec" >
	</MachineInstruction>

	<MachineInstruction name="CME" opcode="7100" instructionFormat="RR" assemblyFormat="RR" instructionColors="#be9692" assemblyColors="#be9692" >
	</MachineInstruction>

	<MachineInstruction name="CMA" opcode="7200" instructionFormat="RR" assemblyFormat="RR" instructionColors="#a6aaf1" assemblyColors="#a6aaf1" >
	</MachineInstruction>

	<MachineInstruction name="CLE" opcode="7400" instructionFormat="RR" assemblyFormat="RR" instructionColors="#d0b4a6" assemblyColors="#d0b4a6" >
	</MachineInstruction>

	<MachineInstruction name="CLA" opcode="7800" instructionFormat="RR" assemblyFormat="RR" instructionColors="#dbac96" assemblyColors="#dbac96" >
	</MachineInstruction>

	<!--............. highlighting info .............-->
	<HighlightingInfo>
	</HighlightingInfo>

	<!--............. loading info ..................-->
	<LoadingInfo ram="model.module.RAM258c19f9" startingAddress="0" />

	<!--............. indexing info ............-->
	<IndexingInfo indexFromRight="true" />

	<!--............. program counter info ..................-->

</Machine>
