Rockchip SoC Image Signal Processing unit v1
----------------------------------------------

Rockchip ISP1 is the Camera interface for the Rockchip series of SoCs
which contains image processing, scaling, and compression funcitons.

Currently device tree nodes for the Rockchip ISP1 driver includes:
MIPI D-PHY, ISP.

Required properties:
  - compatible: value should be one of the following
      "rockchip,rk3288-cif-isp";
      "rockchip,rk3399-cif-isp";
  - reg : offset and length of the register set for the device.
  - interrupts: should contain ISP interrupt.
  - clocks: phandle to the required clocks.
  - clock-names: required clock name.
  - iommus: required a iommu node.

The device node should contain one 'port' child node with child 'endpoint'
nodes, according to the bindings defined in Documentation/devicetree/bindings/
media/video-interfaces.txt.

Example:
SoC-specific DT entry:
	isp0: isp0@ff910000 {
		compatible = "rockchip,rk3399-cif-isp";
		reg = <0x0 0xff910000 0x0 0x4000>;
		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&cru SCLK_ISP0>,
			 <&cru ACLK_ISP0>, <&cru ACLK_ISP0_WRAPPER>,
			 <&cru HCLK_ISP0>, <&cru HCLK_ISP0_WRAPPER>;
		clock-names = "clk_isp",
			      "aclk_isp", "aclk_isp_wrap",
			      "hclk_isp", "hclk_isp_wrap";
		power-domains = <&power RK3399_PD_ISP0>;
		iommus = <&isp0_mmu>;
		status = "disabled";
	};

Board-specific:
	isp0: isp0@ff910000 {
		port {
			#address-cells = <1>;
			#size-cells = <0>;

			/* mipi */
			isp0_mipi_in: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&dphy_rx0_out>;
			};

			/* parallel */
			isp0_parallel_in: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ov5640_out>;
			};
		};
	};

The MIPI-DPHY device binding is defined in rockchip-mipi-dphy.txt.
