Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\System_Controler.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/107||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/109||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/111||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/113||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/115||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/117||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/119||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/121||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/123||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/125||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/127||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/129||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/131||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/369||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/371||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/373||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/375||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/377||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/379||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/381||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/383||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/385||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/387||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/389||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/391||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/393||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/395||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/397||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/399||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/401||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/403||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/405||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/407||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/409||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/411||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/413||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/415||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/417||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/419||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/421||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/423||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/425||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/427||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/429||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/431||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/433||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/435||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/437||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/439||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/441||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/443||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/445||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/447||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/449||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/451||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/453||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/455||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/457||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/459||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/461||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/463||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/465||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/467||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/469||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/471||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/473||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/475||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/477||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/479||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/481||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/483||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/485||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/487||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/489||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/491||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/493||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/495||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/497||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/499||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/501||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/503||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/505||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/507||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/509||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/644||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/645||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/646||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/647||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/648||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/668||Clock_Reset.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/124
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/710||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/745||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/746||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/747||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/748||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/749||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/750||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/752||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/753||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/754||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/755||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/756||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/757||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/758||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/759||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/760||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/761||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/762||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/763||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/764||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/765||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/766||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/787||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/788||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/789||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/790||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/792||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/793||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/794||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/795||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/796||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/797||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/798||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/799||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/800||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/801||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/802||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/803||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/804||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/805||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/806||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/807||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/808||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/809||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/811||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/812||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/813||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/814||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/815||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/816||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/817||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/818||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/819||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/820||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/821||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/822||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/823||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/824||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/825||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/826||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/827||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/871||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/906||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/907||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/908||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/909||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/910||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/911||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/913||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/914||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/915||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/916||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/917||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/918||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/919||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/920||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/921||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/922||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/923||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/924||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/925||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/926||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/927||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/945||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/946||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/947||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/948||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/950||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/951||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/952||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/953||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/954||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/955||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/956||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/957||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/958||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/959||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/960||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/961||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/962||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/963||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/964||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/965||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/966||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/967||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/969||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/970||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/971||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/972||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/973||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/974||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/975||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/976||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/977||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/978||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/979||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/980||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/981||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/982||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/983||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/984||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/985||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/991||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/992||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/996||Controler.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/997||Controler.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/302
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/998||Controler.v(325);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/325
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/999||Controler.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/376
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1000||Controler.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/397
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1001||Controler.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/446
Implementation;Synthesis||CG794||@N: Using module System_Controler from library work||Top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1002||Controler.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/497
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1096||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1097||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1098||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1099||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1100||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[14:0]. Make sure that there are no unused intermediate registers.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1101||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1102||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1103||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1104||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1105||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1106||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1126||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1127||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1128||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1129||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1130||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1132||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1133||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1134||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1135||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1136||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1154||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1155||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1156||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1157||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1159||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1160||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1161||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1162||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1163||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1164||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1165||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1166||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1167||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1168||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1169||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1171||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1172||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1173||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1174||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1175||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1176||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1177||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1178||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1179||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1180||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1181||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1182||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1183||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1184||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1185||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1186||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1187||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1193||Input_Data_Part.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/177
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1287||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1289||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1290||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1291||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1292||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1293||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[14:0]. Make sure that there are no unused intermediate registers.||Top.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1294||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1295||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1296||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1297||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1298||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1299||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1300||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1319||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1320||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1321||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1322||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1323||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1325||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1326||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1327||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1328||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1329||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1347||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1348||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1349||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1350||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1352||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1353||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1354||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1355||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1356||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1357||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1358||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1359||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1360||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1361||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1362||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[17:0]. Make sure that there are no unused intermediate registers.||Top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1364||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[17:0]. Make sure that there are no unused intermediate registers.||Top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1365||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1366||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1367||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1368||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1369||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1370||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1378||Trigger_Top_Part.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/137
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1379||Trigger_Top_Part.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/158
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1383||Data_Block.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/182
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1384||Data_Block.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Test_Generator from library work||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||Data_Block.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/339
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1479||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1480||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1481||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1482||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1484||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1485||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1486||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1487||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1488||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1489||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1490||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1491||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1492||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1493||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1494||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1495||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1496||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1497||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1498||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1499||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1500||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1501||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1502||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1503||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1504||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1505||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1506||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1507||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1508||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1509||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1528||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1529||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1530||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1531||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1532||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1551||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1552||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1553||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1554||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1556||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1557||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1558||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1559||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1560||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1561||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1562||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1563||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1564||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1565||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1566||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1567||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1568||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1613||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1648||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1650||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1651||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1652||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1653||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1654||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1673||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1674||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1676||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1677||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1696||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1697||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1698||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1699||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1701||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1702||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1703||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1704||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1705||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1706||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1707||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1708||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1709||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1710||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1711||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1736||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1737||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1740||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1754||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1766||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter from library work||Top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1776||UART_Protocol.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/160
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1777||UART_Protocol.v(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/279
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1778||UART_Protocol.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/298
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1779||UART_Protocol.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/314
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1796||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1805||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1814||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1815||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1816||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1819||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1831||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1832||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1833||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1834||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1835||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1836||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1841||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1842||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1843||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1848||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1849||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1854||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1855||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1856||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1857||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1858||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1859||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1868||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1869||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1878||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1879||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1880||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1885||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1886||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1887||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1888||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1889||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1890||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1895||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1896||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1897||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1914||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(1915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1915||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1916||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1921||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1922||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1923||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1924||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1925||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1926||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1931||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1932||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1933||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1952||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1953||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1954||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1959||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1960||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1963||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(1964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1964||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1965||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1966||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1971||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1972||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1973||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1980||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1981||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1984||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1985||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1986||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1987||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2056||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2057||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2058||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2059||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2060||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2061||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2062||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2063||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\System_Controler.vhd'.||Top.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2064||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2065||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2066||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2067||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2068||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2069||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2070||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2071||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter.vhd'.||Top.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2072||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(2073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2073||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2074||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(2075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2075||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2076||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2077||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2078||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(2079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2079||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2081||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2082||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(2083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2083||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2084||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2088||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2089||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2090||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2091||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2092||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2097||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter.rtl.||Top.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2101||Communication_TX_Arbiter.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration anw_state is mapped to "10000".||Top.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2102||Communication_TX_Arbiter.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2103||Communication_TX_Arbiter.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal communication_data_full_f is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2104||Communication_TX_Arbiter.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal control_fifo_full_f is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2105||Communication_TX_Arbiter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator.rtl.||Top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2109||Test_Generator.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2113||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2114||FIFOs_Reader.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2115||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2116||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2119||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2121||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2122||Communication_Builder.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/57
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(2123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2123||Communication_Builder.vhd(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/793
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2124||Communication_Builder.vhd(794);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/794
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2127||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(2128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2128||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2129||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(2130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2130||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2131||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2132||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2133||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2134||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2135||Communication_Builder.vhd(669);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/669
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2137||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2141||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2142||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2143||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2144||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2145||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2146||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2147||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2148||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2149||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2150||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2151||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2152||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2153||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2154||Trigger_Main.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/102
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2156||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2157||Trigger_Control.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2158||Trigger_Control.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/195
Implementation;Synthesis||CL111||@W:All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2163||Trigger_Control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2165||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2166||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2170||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2171||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2178||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2179||Trigger_Unit.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/128
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2180||Trigger_Unit.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/131
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2181||Trigger_Unit.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/134
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2182||Trigger_Unit.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/144
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2183||Trigger_Unit.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/147
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2184||Trigger_Unit.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/150
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2185||Trigger_Unit.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/160
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2186||Trigger_Unit.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/163
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2187||Trigger_Unit.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.system_controler.rtl.||Top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2191||System_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2192||System_Controler.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/35
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2193||System_Controler.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2196||System_Controler.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/21
Implementation;Synthesis||CL111||@W:All reachable assignments to internal_write_signal are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2197||System_Controler.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/186
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2198||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2199||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2200||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2201||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2202||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2203||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL260||@W:Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2204||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2205||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL260||@W:Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2206||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2207||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2208||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2210||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2211||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2212||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2215||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(2216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2216||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2218||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2219||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2224||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2225||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2229||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2230||Command_Decoder.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/89
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2231||Command_Decoder.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_comm_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2234||Command_Decoder.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/373
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2235||Command_Decoder.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/373
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2236||Command_Decoder.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/373
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2237||Command_Decoder.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/373
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2239||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2240||Answer_Encoder.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2241||Answer_Encoder.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2242||Answer_Encoder.vhd(257);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/257
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2243||Answer_Encoder.vhd(257);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/257
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2244||Answer_Encoder.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/308
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2245||Answer_Encoder.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/301
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(2246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2246||Answer_Encoder.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/294
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2249||Answer_Encoder.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/220
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2250||Answer_Encoder.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/220
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2251||Answer_Encoder.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/220
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2253||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2254||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(2264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2264||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(2265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2265||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(2277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2277||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2281||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2288||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2291||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2292||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2293||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2294||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2295||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2296||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2297||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2298||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2299||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2300||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2301||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2302||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2303||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2304||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2305||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2306||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2307||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2308||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2309||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2310||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2311||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2312||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2313||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2314||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2315||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2316||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2317||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2318||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2319||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2320||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2321||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2322||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2328||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2331||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||Answer_Encoder.vhd(98);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/98
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2351||Command_Decoder.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/175
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2366||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2375||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2383||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2392||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2395||System_Controler.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2404||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of read_data_frame(3 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2405||System_Controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2408||Trigger_Unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2409||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2410||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2417||Trigger_Control.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/112
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2428||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2429||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL189||@N: Register bit FIFO_Event_Data(7) is always 0.||Top.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2430||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2431||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2432||Trigger_Main.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/21
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2435||Communication_Builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2436||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2437||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2438||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2439||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2440||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2443||FIFOs_Reader.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/129
Implementation;Synthesis||CL246||@W:Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2453||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2456||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2457||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2458||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(2459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2459||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2462||Communication_TX_Arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2472||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2473||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2474||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2475||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2476||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2477||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2478||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2479||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2480||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2481||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2482||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2483||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2486||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2493||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2512||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2528||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2650||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(2651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2651||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2667||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2668||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2669||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2670||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2671||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2672||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[15] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2673||system_controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[13] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2674||system_controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[6] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2675||system_controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[2] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2676||system_controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[11] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2677||system_controler.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\System_Controler.vhd'/linenumber/156
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2678||command_decoder.vhd(530);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/530
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(2679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2679||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. ||Top.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2680||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2681||trigger_control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2682||fifos_reader.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/501
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2683||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2694||corefifo_c6_corefifo_c6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2695||corefifo_c6_corefifo_c6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2696||corefifo_c6_corefifo_c6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2697||corefifo_c6_corefifo_c6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2698||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2699||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2700||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2701||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2702||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2703||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2704||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2705||corefifo_c0_corefifo_c0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2706||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2707||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2708||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2709||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2710||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2711||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2712||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2713||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2714||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2715||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2716||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2717||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2718||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2719||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2720||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2721||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2722||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2723||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2724||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[0] is reduced to a combinational gate by constant propagation.||Top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2725||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[1] is reduced to a combinational gate by constant propagation.||Top.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2726||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[2] is reduced to a combinational gate by constant propagation.||Top.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2727||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[0] is reduced to a combinational gate by constant propagation.||Top.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2728||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[1] is reduced to a combinational gate by constant propagation.||Top.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2729||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||MO129||@W:Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[2] is reduced to a combinational gate by constant propagation.||Top.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2730||trigger_unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2731||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2732||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2733||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2734||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2735||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2736||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2737||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2738||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2739||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2740||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2741||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2742||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2743||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2744||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2745||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2746||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2747||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2748||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2749||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2750||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2751||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2752||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2753||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2754||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2755||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2756||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2757||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2758||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2759||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2760||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2761||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2762||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2763||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2764||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2765||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2766||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2767||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2768||corefifo_c5_corefifo_c5_0_lsram_top.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2769||corefifo_c5_corefifo_c5_0_lsram_top.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/437
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2770||corefifo_c5_corefifo_c5_0_lsram_top.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/162
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2771||corefifo_c5_corefifo_c5_0_lsram_top.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/187
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2772||corefifo_c5_corefifo_c5_0_lsram_top.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/287
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2773||corefifo_c5_corefifo_c5_0_lsram_top.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/62
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2774||corefifo_c5_corefifo_c5_0_lsram_top.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2775||corefifo_c5_corefifo_c5_0_lsram_top.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/312
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2776||corefifo_c5_corefifo_c5_0_lsram_top.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/337
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2777||corefifo_c5_corefifo_c5_0_lsram_top.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2778||corefifo_c5_corefifo_c5_0_lsram_top.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/362
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2779||corefifo_c5_corefifo_c5_0_lsram_top.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/462
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2780||corefifo_c5_corefifo_c5_0_lsram_top.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2781||corefifo_c5_corefifo_c5_0_lsram_top.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/37
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2782||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2783||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2784||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2785||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2786||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2787||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2788||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2789||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/468
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2790||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/659
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2791||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/718
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2792||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(772);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/772
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2793||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(802);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/802
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2794||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C63 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2795||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1176);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1176
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2796||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1233);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1233
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2797||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1260);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1260
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2798||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1542);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1542
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2799||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1596);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1596
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2800||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1677);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1677
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2801||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1857);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1857
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2802||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1911);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1911
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2803||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2247
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2804||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2331);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2331
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2805||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2478);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2478
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2775);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2775
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2807||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3003);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3003
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2808||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3033);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3033
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2809||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3090);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/3090
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2812||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2813||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2817||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2818||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=1 on compile point Controler ||Top.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2819||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2820||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1112 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2856||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2858||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2901||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2966||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3004||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3026||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3064||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3075||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Controler(verilog) ||Top.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3126||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Data_Block(verilog) ||Top.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3127||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary ||Top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3132||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary ||Top.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3133||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary ||Top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3134||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3212||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 100.00ns ||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 13 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
