{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617833815522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617833815522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 07 19:16:55 2021 " "Processing started: Wed Apr 07 19:16:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617833815522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617833815522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controleUnit -c controleUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off controleUnit -c controleUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617833815522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617833816194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controleunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controleUnit " "Found entity 1: controleUnit" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617833816300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617833816300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_controle " "Found entity 1: test_controle" {  } { { "test_controle.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/test_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617833816303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617833816303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TB_lerMemo test_controle.v(10) " "Verilog HDL Implicit Net warning at test_controle.v(10): created implicit net for \"TB_lerMemo\"" {  } { { "test_controle.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/test_controle.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617833816304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controleUnit " "Elaborating entity \"controleUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617833816389 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "escritaPC controleUnit.v(38) " "Verilog HDL Always Construct warning at controleUnit.v(38): variable \"escritaPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1617833816390 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controleUnit.v(42) " "Verilog HDL Case Statement warning at controleUnit.v(42): incomplete case statement has no default case item" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1617833816391 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escrita controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"escrita\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaFonte controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"ulaFonte\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaOP controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"ulaOP\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pula controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"pula\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regFonte controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"regFonte\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"comparador\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lerMemo controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"lerMemo\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816393 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escreveMemo controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"escreveMemo\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816394 "|controleUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escritaPC controleUnit.v(22) " "Verilog HDL Always Construct warning at controleUnit.v(22): inferring latch(es) for variable \"escritaPC\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617833816394 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escritaPC controleUnit.v(36) " "Inferred latch for \"escritaPC\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816397 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escreveMemo controleUnit.v(36) " "Inferred latch for \"escreveMemo\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816397 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMemo controleUnit.v(36) " "Inferred latch for \"lerMemo\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816397 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador controleUnit.v(36) " "Inferred latch for \"comparador\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816397 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regFonte controleUnit.v(36) " "Inferred latch for \"regFonte\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816398 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pula controleUnit.v(36) " "Inferred latch for \"pula\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816398 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP controleUnit.v(36) " "Inferred latch for \"ulaOP\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816398 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFonte controleUnit.v(36) " "Inferred latch for \"ulaFonte\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816398 "|controleUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrita controleUnit.v(36) " "Inferred latch for \"escrita\" at controleUnit.v(36)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617833816398 "|controleUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "escrita\$latch " "Latch escrita\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816908 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaFonte\$latch " "Latch ulaFonte\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816909 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaOP\$latch " "Latch ulaOP\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816910 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pula\$latch " "Latch pula\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816910 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regFonte\$latch " "Latch regFonte\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816910 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador\$latch " "Latch comparador\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816912 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lerMemo\$latch " "Latch lerMemo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816913 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "escreveMemo\$latch " "Latch escreveMemo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instru\[0\] " "Ports D and ENA on the latch are fed by the same signal instru\[0\]" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617833816913 ""}  } { { "controleUnit.v" "" { Text "C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Controle/controleUnit.v" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617833816913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617833817225 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617833817225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617833817270 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617833817270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617833817270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617833817270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617833817296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 07 19:16:57 2021 " "Processing ended: Wed Apr 07 19:16:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617833817296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617833817296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617833817296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617833817296 ""}
