#contributor : Aaron , generated by script from template provided by Xilinx
#name : S3_IFDDRCPE
#key:S3_IFDDRCPE
# --

IFDDRCPE U_IFDDRCPE (
   .Q0(Q0),    // Posedge data output
   .Q1(Q1),    // Negedge data output
   .C0(C0),    // 0 degree clock input
   .C1(C1),    // 180 degree clock input
   .CE(CE),    // Clock enable input
   .CLR(CLR),  // Asynchronous reset input
   .D(D),      // Data input (connect directly to top-level port)
   .PRE(PRE)   // Asynchronous preset input
);
  
