---
layout: post
title:  "有穷状态机"
date:   2024-01-21 08:22:07 +0000
categories: jekyll
tags: hardware
---

# 有穷状态机

![fsm](/assets/images/2024-01-21/fsm/fsm.png)

> Synchronous sequential circuits can be drawn in two forms. These forms are called finite state machines (FSMs). They get their name because a circuit with k registers can be in one of a finite number (2<sup>k</sup>) of unique states. An FSM has M inputs, N outputs, and k bits of state. It also receives a clock and, optionally, a reset signal. An FSM consists of two blocks of combinational logic, next state logic and output logic, and a register that stores the state. On each clock edge, the FSM advances to the next state, which was computed based on the current state and inputs. There are two general classes of finite state machines, characterized by their functional specifications. In Moore machines, the outputs depend only on the current state of the machine. In Mealy machines, the outputs depend on both the current state and the current inputs. Finite state machines provide a systematic way to design synchronous sequential circuits given a functional specification. 

> 有穷状态机（finite state machines）是一种系统化的设计模式：使用k-bit的寄存器存储状态，最高可支持2<sup>k</sup>个状态；另外使用两个组合电路，一个用于计算下一个状态，另一个用于计算输出。FSM分两种，区别在于：Moore类型的输出只依赖当前状态；Mealy类型的输出依赖当前状态和输入。


## 示例

### 背景

![map](/assets/images/2024-01-21/fsm/map.png)

> 背景是给学校附件的一个十字路口安装红绿灯，在2个方向各安装一个传感器：T<sub>A</sub>和T<sub>B</sub>作为输入信号，有学生出现时传感器值为1，否则为0。另外在2个方向各安装一个红绿灯L<sub>A</sub>和L<sub>B</sub>作为输出信号。

![box-view](/assets/images/2024-01-21/fsm/box-view.png)

> 除了输入输出信号，还设计了一个周期为5秒的时钟信号。另外有一个reset信号设置一个初始状态：L<sub>A</sub>是绿灯；L<sub>B</sub>是红灯。

### 状态转换图表

![state-transition-diagram](/assets/images/2024-01-21/fsm/state-transition-diagram.png)

> 状态转换图如上图：为什么是4个状态？Moore状态机的状态要包含所有输出信号的信息，输出信号有2个，每个信号有3个值，理论上有9个状态，排除掉不可能出现的状态比如红/红、黄/黄、绿/绿等剩余4个合理的状态。

* reset之后L<sub>A</sub>是绿灯，L<sub>B</sub>是红灯。
* 每5秒根据传感器输入信号检查一下是否要转换状态。
* 绿灯亮时如果持续有人就会一直亮绿灯，检测到没人后会过渡到黄灯，然后变红灯，对向变绿灯。

![state-transition-table](/assets/images/2024-01-21/fsm/state-transition-table.png)

> 状态转换表如上图

### 二进制编码

![state-encoding](/assets/images/2024-01-21/fsm/state-encoding.png)

> 对状态进行二进制编码以便制作真值表。4个状态最少需要2-bit。

### 真值表

![state-table](/assets/images/2024-01-21/fsm/state-table.png)

> 上图是状态转换的真值表，以此可以推导出用于转换状态的组合电路的布尔等式如下

### 布尔等式

> 根据真值表得到布尔等式如下：

![state-func](/assets/images/2024-01-21/fsm/state-func.png)

> 简化之后如下：

![state-func2](/assets/images/2024-01-21/fsm/state-func2.png)

### 输出信号布尔等式推导

> 对输出信号进行二进制编码以便制作真值表

![output-encoding](/assets/images/2024-01-21/fsm/output-encoding.png)

> 同理推导出输出信号的真值表如下

![output-table](/assets/images/2024-01-21/fsm/output-table.png)

> 以此得到输出信号的布尔等式

![output-func](/assets/images/2024-01-21/fsm/output-func.png)

### 电路实现

![gate-implement](/assets/images/2024-01-21/fsm/gate-implement.png)

> 上图(a)是一个2-bit的状态寄存器  

> 上图(b)增加了用于更新状态的组合电路，其输入信号为输入信号和当前状态  

> 上图(c)增加了用于计算输出的组合电路，其输入信号为当前状态


## Moore和Mealy类型对比

### 背景

> 逐个bit遍历一个二进制序列，如果连续两个bit是01则输出1，否则输出0

> 根据需求如果是Moore类型则需要2-bit存储状态才能确定输出信号，如果是Mealy类型则只需要1-bit存储上一个bit的状态，结合当前输入的bit共同确定输出信号。

### 状态转换图

> Moore类型需要2-bit存储4个状态，状态转换图如下：

![moore-state-transition-diagram-1](/assets/images/2024-01-21/fsm/moore-state-transition-diagram-1.png)

> 由于10和00的最后一个bit相同且输出信号也一样，所以合并在一起可以简化为如下图

![moore-state-transition-diagram-2](/assets/images/2024-01-21/fsm/moore-state-transition-diagram-2.png)

> 也即是下图：S0=11；S1=X0；S2=01；

![moore-state-transition-diagram-3](/assets/images/2024-01-21/fsm/moore-state-transition-diagram-3.png)


> 作为对比，Mealy类型的状态转换图就简单了

![mealy-state-transition-diagram](/assets/images/2024-01-21/fsm/mealy-state-transition-diagram.png)

> 上图中S0=1；S1=0；线上的数字含义是“输入信号/输出信号”

### 状态转换表和输出信号表

![moore-state-transition-table](/assets/images/2024-01-21/fsm/moore-state-transition-table.png)

> Moore状态转换表

![moore-state-output-table](/assets/images/2024-01-21/fsm/moore-state-output-table.png)

> Moore状态输出表

![mealy-state-output-table](/assets/images/2024-01-21/fsm/mealy-state-output-table.png)

> Mealy状态转换以及输出表

### 真值表

> 对Moore的状态进行二进制编码：`S0 = 00, S1 = 01, and S2 = 10`，得到状态转换以及输出的真值表如下：

![moore-state-transition-table-encoding](/assets/images/2024-01-21/fsm/moore-state-transition-table-encoding.png)

> Moore状态输出真值表如下：

![moore-state-output-table-encoding](/assets/images/2024-01-21/fsm/moore-state-output-table-encoding.png)


> 同样对Mealy的状态进行二进制编码：`S0 = 0 and S1 = 1`，得到状态输出的真值表如下：

![mealy-state-output-table-encoding](/assets/images/2024-01-21/fsm/mealy-state-output-table-encoding.png)

### 布尔等式

> 根据真值表得到Moore的状态转换布尔等式：  
S<sub>1</sub><sup>'</sup> = S<sub>0</sub>A   
S<sub>0</sub><sup>'</sup> = $\overline{\text{A}}$

> 根据真值表得到Moore的状态输出布尔等式：  
Y = S<sub>1</sub><sup>'</sup>  

> 根据真值表得到Mealy的状态转换布尔等式：  
S<sub>0</sub><sup>'</sup> = $\overline{\text{A}}$

> 根据真值表得到Mealy的状态输出布尔等式：  
Y = S<sub>0</sub>A  


### 电路实现

![moore-mealy-implement](/assets/images/2024-01-21/fsm/moore-mealy-implement.png)

> 根据布尔等式得到的电路图如上：(a)对应Moore，(b)对应Mealy


## 模块化设计

### 背景

> 修改上文的红绿灯案例，增加交通管制模式，新增输入信号P和R，P=1时进入管制模式，进入管制模式后，红绿灯正常运转到L<sub>B</sub>为绿灯，之后一直保持绿灯，直到R=1离开管制模式。

### 常规模式

![fsm-big-1](/assets/images/2024-01-21/fsm/fsm-big-1.png)

![fsm-big-2](/assets/images/2024-01-21/fsm/fsm-big-2.png)

> 由于引入的交通管制模式导致状态膨胀，S0-S3处理普通模式下的红绿灯，新增S4-S7处理交通管制模式下的红绿灯。

### 模块化模式

![fsm-module-1](/assets/images/2024-01-21/fsm/fsm-module-1.png)

![fsm-module-2](/assets/images/2024-01-21/fsm/fsm-module-2.png)

> 把一个复杂的状态机拆分成多个简单的状态机，采用模块化的思维方式可以简化状态的管理。

## 反向推导

> 从电路图反向推导出状态变化图和上文介绍的FSM设计过程正好相反，是一种逆向工程

![reverse-gate](/assets/images/2024-01-21/fsm/reverse-gate.png)

* Examine circuit, stating inputs, outputs, and state bits.

> 分析上图的输入信号是A<sub>1:0</sub>，输出信号是unlock，而且输出信号只依赖状态，所以判定是Moore类型

* Write next state and output equations.

> 根据电路图写入布尔等式如下图：

![reverse-bool-equation](/assets/images/2024-01-21/fsm/reverse-bool-equation.png)

* Create next state and output tables.

> 根据布尔等式推导出状态转换真值表和输出信号真值表如下：

![reverse-state-table](/assets/images/2024-01-21/fsm/reverse-state-table.png)

> 4个输入变量所以有16条记录

![reverse-output-table](/assets/images/2024-01-21/fsm/reverse-output-table.png)

* Reduce the next state table to eliminate unreachable states.

> 根据kmap等方式简化真值表如下：

![reverse-state-table-reduced](/assets/images/2024-01-21/fsm/reverse-state-table-reduced.png)

![reverse-output-table-reduced](/assets/images/2024-01-21/fsm/reverse-output-table-reduced.png)

* Assign each valid state bit combination a name.

> 给每个状态起个名称：S0 = 00, S1 = 01, S2 = 10

* Rewrite next state and output tables with state names.

> 根据名称重写状态转换表和输出表如下：

![reverse-state-decoding](/assets/images/2024-01-21/fsm/reverse-state-decoding.png)

![reverse-output-decoding](/assets/images/2024-01-21/fsm/reverse-output-decoding.png)

* Draw state transition diagram.

> 根据状态转换表画出状态转换图如下：

![reverse-state-transition-diagram](/assets/images/2024-01-21/fsm/reverse-state-transition-diagram.png)

* State in words what the FSM does.

> 根据状态转换图和输出表发现，只有先输入3然后输入1才能到达解锁状态S2

## 总结

Finite state machines are a powerful way to systematically design sequential circuits from a written specification. Use the following procedure to design an FSM:

1. Identify the inputs and outputs.
2. Sketch a state transition diagram.
3. For a Moore machine:
    * Write a state transition table.
    * Write an output table.
4. For a Mealy machine:
    * Write a combined state transition and output table.
* Select state encodings -— your selection affects the hardware design.
* Write Boolean equations for the next state and output logic.
* Sketch the circuit schematic.

