// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/28/2022 01:57:21"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga (
	vga_hsync,
	\VCC ,
	cpu_clk,
	print,
	vga_vsync,
	pixel_address,
	vga_rgb);
output 	vga_hsync;
input 	\VCC ;
input 	cpu_clk;
input 	print;
output 	vga_vsync;
output 	[15:0] pixel_address;
output 	[2:0] vga_rgb;

// Design Ports Information
// vga_hsync	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[14]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[13]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[12]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VCC	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \cpu_clk~input_o ;
wire \inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|next_h_count[0]~10_combout ;
wire \inst|next_h_count[5]~21 ;
wire \inst|next_h_count[6]~22_combout ;
wire \inst|next_h_count[6]~23 ;
wire \inst|next_h_count[7]~24_combout ;
wire \inst|next_h_count[7]~25 ;
wire \inst|next_h_count[8]~26_combout ;
wire \inst|next_h_count[8]~27 ;
wire \inst|next_h_count[9]~28_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~2_combout ;
wire \VCC~input_o ;
wire \inst|Equal0~0_combout ;
wire \inst|next_v_count[9]~31_combout ;
wire \inst|next_h_count[0]~11 ;
wire \inst|next_h_count[1]~12_combout ;
wire \inst|next_h_count[1]~13 ;
wire \inst|next_h_count[2]~14_combout ;
wire \inst|next_h_count[2]~15 ;
wire \inst|next_h_count[3]~16_combout ;
wire \inst|next_h_count[3]~17 ;
wire \inst|next_h_count[4]~18_combout ;
wire \inst|next_h_count[4]~19 ;
wire \inst|next_h_count[5]~20_combout ;
wire \inst|h_count[8]~feeder_combout ;
wire \inst|always1~0_combout ;
wire \inst|always1~1_combout ;
wire \inst|next_v_count[0]~10_combout ;
wire \inst|next_v_count[6]~23 ;
wire \inst|next_v_count[7]~24_combout ;
wire \inst|next_v_count[7]~25 ;
wire \inst|next_v_count[8]~26_combout ;
wire \inst|Equal1~1_combout ;
wire \inst|next_v_count[8]~27 ;
wire \inst|next_v_count[9]~28_combout ;
wire \inst|Equal1~2_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|next_v_count[9]~30_combout ;
wire \inst|next_v_count[0]~11 ;
wire \inst|next_v_count[1]~12_combout ;
wire \inst|next_v_count[1]~13 ;
wire \inst|next_v_count[2]~14_combout ;
wire \inst|next_v_count[2]~15 ;
wire \inst|next_v_count[3]~16_combout ;
wire \inst|next_v_count[3]~17 ;
wire \inst|next_v_count[4]~18_combout ;
wire \inst|next_v_count[4]~19 ;
wire \inst|next_v_count[5]~20_combout ;
wire \inst|next_v_count[5]~21 ;
wire \inst|next_v_count[6]~22_combout ;
wire \inst|v_count[7]~feeder_combout ;
wire \inst|v_count[5]~feeder_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst|always1~2_combout ;
wire \inst|always1~3_combout ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~13 ;
wire \inst|Add2~15 ;
wire \inst|Add2~16_combout ;
wire \inst|Add2~14_combout ;
wire \inst|Add2~12_combout ;
wire \inst|Add2~10_combout ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~6_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~0_combout ;
wire \inst|Add3~19 ;
wire \inst|Add3~21 ;
wire \inst|Add3~23 ;
wire \inst|Add3~25 ;
wire \inst|Add3~27 ;
wire \inst|Add3~29 ;
wire \inst|Add3~31 ;
wire \inst|Add3~33 ;
wire \inst|Add3~35 ;
wire \inst|Add3~37 ;
wire \inst|Add3~38_combout ;
wire \inst|always1~4_combout ;
wire \inst|Add3~42_combout ;
wire \inst|Add3~36_combout ;
wire \inst|Add3~43_combout ;
wire \inst|Add3~34_combout ;
wire \inst|Add3~44_combout ;
wire \inst|Add3~32_combout ;
wire \inst|Add3~45_combout ;
wire \inst|Add3~30_combout ;
wire \inst|Add3~46_combout ;
wire \inst|Add3~28_combout ;
wire \inst|Add3~47_combout ;
wire \inst|Add3~26_combout ;
wire \inst|Add3~48_combout ;
wire \inst|Add3~24_combout ;
wire \inst|Add3~49_combout ;
wire \inst|Add3~22_combout ;
wire \inst|Add3~50_combout ;
wire \inst|Add3~20_combout ;
wire \inst|Add3~40_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Add3~41_combout ;
wire \inst|pixel_address[4]~0_combout ;
wire \inst|pixel_address[3]~1_combout ;
wire \inst|pixel_address[2]~2_combout ;
wire \inst|pixel_address[1]~3_combout ;
wire \inst|pixel_address[0]~4_combout ;
wire \inst|always1~5_combout ;
wire \inst2|altsyncram_component|auto_generated|rden_b_store~q ;
wire \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout ;
wire \~GND~combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \print~input_o ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~9_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~10_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~11_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~12_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~13_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~14_combout ;
wire [2:0] \inst2|altsyncram_component|auto_generated|out_address_reg_b ;
wire [9:0] \inst|next_v_count ;
wire [2:0] \inst2|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w ;
wire [9:0] \inst|next_h_count ;
wire [4:0] \inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \inst|h_count ;
wire [9:0] \inst|v_count ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [4:0] \inst1|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \vga_hsync~output (
	.i(\inst|always1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \vga_vsync~output (
	.i(\inst|always1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \pixel_address[15]~output (
	.i(\inst|Add3~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[15]),
	.obar());
// synopsys translate_off
defparam \pixel_address[15]~output .bus_hold = "false";
defparam \pixel_address[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \pixel_address[14]~output (
	.i(\inst|Add3~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[14]),
	.obar());
// synopsys translate_off
defparam \pixel_address[14]~output .bus_hold = "false";
defparam \pixel_address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \pixel_address[13]~output (
	.i(\inst|Add3~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[13]),
	.obar());
// synopsys translate_off
defparam \pixel_address[13]~output .bus_hold = "false";
defparam \pixel_address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \pixel_address[12]~output (
	.i(\inst|Add3~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[12]),
	.obar());
// synopsys translate_off
defparam \pixel_address[12]~output .bus_hold = "false";
defparam \pixel_address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \pixel_address[11]~output (
	.i(\inst|Add3~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[11]),
	.obar());
// synopsys translate_off
defparam \pixel_address[11]~output .bus_hold = "false";
defparam \pixel_address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \pixel_address[10]~output (
	.i(\inst|Add3~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[10]),
	.obar());
// synopsys translate_off
defparam \pixel_address[10]~output .bus_hold = "false";
defparam \pixel_address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \pixel_address[9]~output (
	.i(\inst|Add3~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[9]),
	.obar());
// synopsys translate_off
defparam \pixel_address[9]~output .bus_hold = "false";
defparam \pixel_address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \pixel_address[8]~output (
	.i(\inst|Add3~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[8]),
	.obar());
// synopsys translate_off
defparam \pixel_address[8]~output .bus_hold = "false";
defparam \pixel_address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \pixel_address[7]~output (
	.i(\inst|Add3~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[7]),
	.obar());
// synopsys translate_off
defparam \pixel_address[7]~output .bus_hold = "false";
defparam \pixel_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \pixel_address[6]~output (
	.i(\inst|Add3~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[6]),
	.obar());
// synopsys translate_off
defparam \pixel_address[6]~output .bus_hold = "false";
defparam \pixel_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \pixel_address[5]~output (
	.i(\inst|Add3~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[5]),
	.obar());
// synopsys translate_off
defparam \pixel_address[5]~output .bus_hold = "false";
defparam \pixel_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \pixel_address[4]~output (
	.i(\inst|pixel_address[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[4]),
	.obar());
// synopsys translate_off
defparam \pixel_address[4]~output .bus_hold = "false";
defparam \pixel_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \pixel_address[3]~output (
	.i(\inst|pixel_address[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[3]),
	.obar());
// synopsys translate_off
defparam \pixel_address[3]~output .bus_hold = "false";
defparam \pixel_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \pixel_address[2]~output (
	.i(\inst|pixel_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[2]),
	.obar());
// synopsys translate_off
defparam \pixel_address[2]~output .bus_hold = "false";
defparam \pixel_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \pixel_address[1]~output (
	.i(\inst|pixel_address[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[1]),
	.obar());
// synopsys translate_off
defparam \pixel_address[1]~output .bus_hold = "false";
defparam \pixel_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \pixel_address[0]~output (
	.i(\inst|pixel_address[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pixel_address[0]),
	.obar());
// synopsys translate_off
defparam \pixel_address[0]~output .bus_hold = "false";
defparam \pixel_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[2]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[1]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[0]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \cpu_clk~input (
	.i(cpu_clk),
	.ibar(gnd),
	.o(\cpu_clk~input_o ));
// synopsys translate_off
defparam \cpu_clk~input .bus_hold = "false";
defparam \cpu_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\cpu_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_high = 13;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 125;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 63;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst1|altpll_component|auto_generated|pll1 .m = 63;
defparam \inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 198;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \inst|next_h_count[0]~10 (
// Equation(s):
// \inst|next_h_count[0]~10_combout  = \inst|next_h_count [0] $ (VCC)
// \inst|next_h_count[0]~11  = CARRY(\inst|next_h_count [0])

	.dataa(\inst|next_h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|next_h_count[0]~10_combout ),
	.cout(\inst|next_h_count[0]~11 ));
// synopsys translate_off
defparam \inst|next_h_count[0]~10 .lut_mask = 16'h55AA;
defparam \inst|next_h_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \inst|next_h_count[5]~20 (
// Equation(s):
// \inst|next_h_count[5]~20_combout  = (\inst|next_h_count [5] & (!\inst|next_h_count[4]~19 )) # (!\inst|next_h_count [5] & ((\inst|next_h_count[4]~19 ) # (GND)))
// \inst|next_h_count[5]~21  = CARRY((!\inst|next_h_count[4]~19 ) # (!\inst|next_h_count [5]))

	.dataa(\inst|next_h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[4]~19 ),
	.combout(\inst|next_h_count[5]~20_combout ),
	.cout(\inst|next_h_count[5]~21 ));
// synopsys translate_off
defparam \inst|next_h_count[5]~20 .lut_mask = 16'h5A5F;
defparam \inst|next_h_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst|next_h_count[6]~22 (
// Equation(s):
// \inst|next_h_count[6]~22_combout  = (\inst|next_h_count [6] & (\inst|next_h_count[5]~21  $ (GND))) # (!\inst|next_h_count [6] & (!\inst|next_h_count[5]~21  & VCC))
// \inst|next_h_count[6]~23  = CARRY((\inst|next_h_count [6] & !\inst|next_h_count[5]~21 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[5]~21 ),
	.combout(\inst|next_h_count[6]~22_combout ),
	.cout(\inst|next_h_count[6]~23 ));
// synopsys translate_off
defparam \inst|next_h_count[6]~22 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \inst|next_h_count[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[6] .is_wysiwyg = "true";
defparam \inst|next_h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \inst|next_h_count[7]~24 (
// Equation(s):
// \inst|next_h_count[7]~24_combout  = (\inst|next_h_count [7] & (!\inst|next_h_count[6]~23 )) # (!\inst|next_h_count [7] & ((\inst|next_h_count[6]~23 ) # (GND)))
// \inst|next_h_count[7]~25  = CARRY((!\inst|next_h_count[6]~23 ) # (!\inst|next_h_count [7]))

	.dataa(\inst|next_h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[6]~23 ),
	.combout(\inst|next_h_count[7]~24_combout ),
	.cout(\inst|next_h_count[7]~25 ));
// synopsys translate_off
defparam \inst|next_h_count[7]~24 .lut_mask = 16'h5A5F;
defparam \inst|next_h_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \inst|next_h_count[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[7] .is_wysiwyg = "true";
defparam \inst|next_h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \inst|next_h_count[8]~26 (
// Equation(s):
// \inst|next_h_count[8]~26_combout  = (\inst|next_h_count [8] & (\inst|next_h_count[7]~25  $ (GND))) # (!\inst|next_h_count [8] & (!\inst|next_h_count[7]~25  & VCC))
// \inst|next_h_count[8]~27  = CARRY((\inst|next_h_count [8] & !\inst|next_h_count[7]~25 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[7]~25 ),
	.combout(\inst|next_h_count[8]~26_combout ),
	.cout(\inst|next_h_count[8]~27 ));
// synopsys translate_off
defparam \inst|next_h_count[8]~26 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \inst|next_h_count[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[8] .is_wysiwyg = "true";
defparam \inst|next_h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \inst|next_h_count[9]~28 (
// Equation(s):
// \inst|next_h_count[9]~28_combout  = \inst|next_h_count [9] $ (\inst|next_h_count[8]~27 )

	.dataa(\inst|next_h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|next_h_count[8]~27 ),
	.combout(\inst|next_h_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_h_count[9]~28 .lut_mask = 16'h5A5A;
defparam \inst|next_h_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \inst|next_h_count[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[9] .is_wysiwyg = "true";
defparam \inst|next_h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|next_h_count [7]) # (((!\inst|next_h_count [2]) # (!\inst|next_h_count [9])) # (!\inst|next_h_count [8]))

	.dataa(\inst|next_h_count [7]),
	.datab(\inst|next_h_count [8]),
	.datac(\inst|next_h_count [9]),
	.datad(\inst|next_h_count [2]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'hBFFF;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (!\inst|next_h_count [0]) # (!\inst|next_h_count [1])

	.dataa(gnd),
	.datab(\inst|next_h_count [1]),
	.datac(\inst|next_h_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h3F3F;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \VCC~input (
	.i(\VCC ),
	.ibar(gnd),
	.o(\VCC~input_o ));
// synopsys translate_off
defparam \VCC~input .bus_hold = "false";
defparam \VCC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (((\inst|next_h_count [5]) # (\inst|next_h_count [6])) # (!\inst|next_h_count [3])) # (!\inst|next_h_count [4])

	.dataa(\inst|next_h_count [4]),
	.datab(\inst|next_h_count [3]),
	.datac(\inst|next_h_count [5]),
	.datad(\inst|next_h_count [6]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'hFFF7;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \inst|next_v_count[9]~31 (
// Equation(s):
// \inst|next_v_count[9]~31_combout  = ((!\inst|Equal0~1_combout  & (!\inst|Equal0~2_combout  & !\inst|Equal0~0_combout ))) # (!\VCC~input_o )

	.dataa(\inst|Equal0~1_combout ),
	.datab(\inst|Equal0~2_combout ),
	.datac(\VCC~input_o ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|next_v_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_v_count[9]~31 .lut_mask = 16'h0F1F;
defparam \inst|next_v_count[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \inst|next_h_count[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[0] .is_wysiwyg = "true";
defparam \inst|next_h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \inst|next_h_count[1]~12 (
// Equation(s):
// \inst|next_h_count[1]~12_combout  = (\inst|next_h_count [1] & (!\inst|next_h_count[0]~11 )) # (!\inst|next_h_count [1] & ((\inst|next_h_count[0]~11 ) # (GND)))
// \inst|next_h_count[1]~13  = CARRY((!\inst|next_h_count[0]~11 ) # (!\inst|next_h_count [1]))

	.dataa(gnd),
	.datab(\inst|next_h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[0]~11 ),
	.combout(\inst|next_h_count[1]~12_combout ),
	.cout(\inst|next_h_count[1]~13 ));
// synopsys translate_off
defparam \inst|next_h_count[1]~12 .lut_mask = 16'h3C3F;
defparam \inst|next_h_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \inst|next_h_count[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[1] .is_wysiwyg = "true";
defparam \inst|next_h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \inst|next_h_count[2]~14 (
// Equation(s):
// \inst|next_h_count[2]~14_combout  = (\inst|next_h_count [2] & (\inst|next_h_count[1]~13  $ (GND))) # (!\inst|next_h_count [2] & (!\inst|next_h_count[1]~13  & VCC))
// \inst|next_h_count[2]~15  = CARRY((\inst|next_h_count [2] & !\inst|next_h_count[1]~13 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[1]~13 ),
	.combout(\inst|next_h_count[2]~14_combout ),
	.cout(\inst|next_h_count[2]~15 ));
// synopsys translate_off
defparam \inst|next_h_count[2]~14 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \inst|next_h_count[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[2] .is_wysiwyg = "true";
defparam \inst|next_h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \inst|next_h_count[3]~16 (
// Equation(s):
// \inst|next_h_count[3]~16_combout  = (\inst|next_h_count [3] & (!\inst|next_h_count[2]~15 )) # (!\inst|next_h_count [3] & ((\inst|next_h_count[2]~15 ) # (GND)))
// \inst|next_h_count[3]~17  = CARRY((!\inst|next_h_count[2]~15 ) # (!\inst|next_h_count [3]))

	.dataa(gnd),
	.datab(\inst|next_h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[2]~15 ),
	.combout(\inst|next_h_count[3]~16_combout ),
	.cout(\inst|next_h_count[3]~17 ));
// synopsys translate_off
defparam \inst|next_h_count[3]~16 .lut_mask = 16'h3C3F;
defparam \inst|next_h_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \inst|next_h_count[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[3] .is_wysiwyg = "true";
defparam \inst|next_h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \inst|next_h_count[4]~18 (
// Equation(s):
// \inst|next_h_count[4]~18_combout  = (\inst|next_h_count [4] & (\inst|next_h_count[3]~17  $ (GND))) # (!\inst|next_h_count [4] & (!\inst|next_h_count[3]~17  & VCC))
// \inst|next_h_count[4]~19  = CARRY((\inst|next_h_count [4] & !\inst|next_h_count[3]~17 ))

	.dataa(\inst|next_h_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[3]~17 ),
	.combout(\inst|next_h_count[4]~18_combout ),
	.cout(\inst|next_h_count[4]~19 ));
// synopsys translate_off
defparam \inst|next_h_count[4]~18 .lut_mask = 16'hA50A;
defparam \inst|next_h_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \inst|next_h_count[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[4] .is_wysiwyg = "true";
defparam \inst|next_h_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \inst|next_h_count[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_h_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~31_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[5] .is_wysiwyg = "true";
defparam \inst|next_h_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \inst|h_count[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[5] .is_wysiwyg = "true";
defparam \inst|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \inst|h_count[8]~feeder (
// Equation(s):
// \inst|h_count[8]~feeder_combout  = \inst|next_h_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_h_count [8]),
	.cin(gnd),
	.combout(\inst|h_count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|h_count[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|h_count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \inst|h_count[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|h_count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[8] .is_wysiwyg = "true";
defparam \inst|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \inst|h_count[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[9] .is_wysiwyg = "true";
defparam \inst|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \inst|h_count[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[7] .is_wysiwyg = "true";
defparam \inst|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \inst|always1~0 (
// Equation(s):
// \inst|always1~0_combout  = (!\inst|h_count [8] & (\inst|h_count [9] & \inst|h_count [7]))

	.dataa(gnd),
	.datab(\inst|h_count [8]),
	.datac(\inst|h_count [9]),
	.datad(\inst|h_count [7]),
	.cin(gnd),
	.combout(\inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~0 .lut_mask = 16'h3000;
defparam \inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \inst|h_count[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[6] .is_wysiwyg = "true";
defparam \inst|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \inst|h_count[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[4] .is_wysiwyg = "true";
defparam \inst|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \inst|always1~1 (
// Equation(s):
// \inst|always1~1_combout  = ((\inst|h_count [5] & (\inst|h_count [6] & \inst|h_count [4])) # (!\inst|h_count [5] & (!\inst|h_count [6] & !\inst|h_count [4]))) # (!\inst|always1~0_combout )

	.dataa(\inst|h_count [5]),
	.datab(\inst|always1~0_combout ),
	.datac(\inst|h_count [6]),
	.datad(\inst|h_count [4]),
	.cin(gnd),
	.combout(\inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~1 .lut_mask = 16'hB337;
defparam \inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \inst|next_v_count[0]~10 (
// Equation(s):
// \inst|next_v_count[0]~10_combout  = \inst|next_v_count [0] $ (VCC)
// \inst|next_v_count[0]~11  = CARRY(\inst|next_v_count [0])

	.dataa(gnd),
	.datab(\inst|next_v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|next_v_count[0]~10_combout ),
	.cout(\inst|next_v_count[0]~11 ));
// synopsys translate_off
defparam \inst|next_v_count[0]~10 .lut_mask = 16'h33CC;
defparam \inst|next_v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \inst|next_v_count[6]~22 (
// Equation(s):
// \inst|next_v_count[6]~22_combout  = (\inst|next_v_count [6] & (\inst|next_v_count[5]~21  $ (GND))) # (!\inst|next_v_count [6] & (!\inst|next_v_count[5]~21  & VCC))
// \inst|next_v_count[6]~23  = CARRY((\inst|next_v_count [6] & !\inst|next_v_count[5]~21 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[5]~21 ),
	.combout(\inst|next_v_count[6]~22_combout ),
	.cout(\inst|next_v_count[6]~23 ));
// synopsys translate_off
defparam \inst|next_v_count[6]~22 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \inst|next_v_count[7]~24 (
// Equation(s):
// \inst|next_v_count[7]~24_combout  = (\inst|next_v_count [7] & (!\inst|next_v_count[6]~23 )) # (!\inst|next_v_count [7] & ((\inst|next_v_count[6]~23 ) # (GND)))
// \inst|next_v_count[7]~25  = CARRY((!\inst|next_v_count[6]~23 ) # (!\inst|next_v_count [7]))

	.dataa(\inst|next_v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[6]~23 ),
	.combout(\inst|next_v_count[7]~24_combout ),
	.cout(\inst|next_v_count[7]~25 ));
// synopsys translate_off
defparam \inst|next_v_count[7]~24 .lut_mask = 16'h5A5F;
defparam \inst|next_v_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \inst|next_v_count[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[7] .is_wysiwyg = "true";
defparam \inst|next_v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \inst|next_v_count[8]~26 (
// Equation(s):
// \inst|next_v_count[8]~26_combout  = (\inst|next_v_count [8] & (\inst|next_v_count[7]~25  $ (GND))) # (!\inst|next_v_count [8] & (!\inst|next_v_count[7]~25  & VCC))
// \inst|next_v_count[8]~27  = CARRY((\inst|next_v_count [8] & !\inst|next_v_count[7]~25 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[7]~25 ),
	.combout(\inst|next_v_count[8]~26_combout ),
	.cout(\inst|next_v_count[8]~27 ));
// synopsys translate_off
defparam \inst|next_v_count[8]~26 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \inst|next_v_count[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[8] .is_wysiwyg = "true";
defparam \inst|next_v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (\inst|next_v_count [7]) # ((\inst|next_v_count [6]) # ((\inst|next_v_count [5]) # (\inst|next_v_count [8])))

	.dataa(\inst|next_v_count [7]),
	.datab(\inst|next_v_count [6]),
	.datac(\inst|next_v_count [5]),
	.datad(\inst|next_v_count [8]),
	.cin(gnd),
	.combout(\inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = 16'hFFFE;
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \inst|next_v_count[9]~28 (
// Equation(s):
// \inst|next_v_count[9]~28_combout  = \inst|next_v_count [9] $ (\inst|next_v_count[8]~27 )

	.dataa(\inst|next_v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|next_v_count[8]~27 ),
	.combout(\inst|next_v_count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_v_count[9]~28 .lut_mask = 16'h5A5A;
defparam \inst|next_v_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \inst|next_v_count[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[9] .is_wysiwyg = "true";
defparam \inst|next_v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \inst|Equal1~2 (
// Equation(s):
// \inst|Equal1~2_combout  = (\inst|next_v_count [0]) # (!\inst|next_v_count [9])

	.dataa(gnd),
	.datab(\inst|next_v_count [0]),
	.datac(\inst|next_v_count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~2 .lut_mask = 16'hCFCF;
defparam \inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|next_v_count [1]) # (((\inst|next_v_count [4]) # (!\inst|next_v_count [2])) # (!\inst|next_v_count [3]))

	.dataa(\inst|next_v_count [1]),
	.datab(\inst|next_v_count [3]),
	.datac(\inst|next_v_count [2]),
	.datad(\inst|next_v_count [4]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'hFFBF;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \inst|next_v_count[9]~30 (
// Equation(s):
// \inst|next_v_count[9]~30_combout  = ((!\inst|Equal1~1_combout  & (!\inst|Equal1~2_combout  & !\inst|Equal1~0_combout ))) # (!\VCC~input_o )

	.dataa(\inst|Equal1~1_combout ),
	.datab(\inst|Equal1~2_combout ),
	.datac(\VCC~input_o ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|next_v_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_v_count[9]~30 .lut_mask = 16'h0F1F;
defparam \inst|next_v_count[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \inst|next_v_count[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[0] .is_wysiwyg = "true";
defparam \inst|next_v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \inst|next_v_count[1]~12 (
// Equation(s):
// \inst|next_v_count[1]~12_combout  = (\inst|next_v_count [1] & (!\inst|next_v_count[0]~11 )) # (!\inst|next_v_count [1] & ((\inst|next_v_count[0]~11 ) # (GND)))
// \inst|next_v_count[1]~13  = CARRY((!\inst|next_v_count[0]~11 ) # (!\inst|next_v_count [1]))

	.dataa(\inst|next_v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[0]~11 ),
	.combout(\inst|next_v_count[1]~12_combout ),
	.cout(\inst|next_v_count[1]~13 ));
// synopsys translate_off
defparam \inst|next_v_count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst|next_v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \inst|next_v_count[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[1] .is_wysiwyg = "true";
defparam \inst|next_v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \inst|next_v_count[2]~14 (
// Equation(s):
// \inst|next_v_count[2]~14_combout  = (\inst|next_v_count [2] & (\inst|next_v_count[1]~13  $ (GND))) # (!\inst|next_v_count [2] & (!\inst|next_v_count[1]~13  & VCC))
// \inst|next_v_count[2]~15  = CARRY((\inst|next_v_count [2] & !\inst|next_v_count[1]~13 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[1]~13 ),
	.combout(\inst|next_v_count[2]~14_combout ),
	.cout(\inst|next_v_count[2]~15 ));
// synopsys translate_off
defparam \inst|next_v_count[2]~14 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \inst|next_v_count[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[2] .is_wysiwyg = "true";
defparam \inst|next_v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \inst|next_v_count[3]~16 (
// Equation(s):
// \inst|next_v_count[3]~16_combout  = (\inst|next_v_count [3] & (!\inst|next_v_count[2]~15 )) # (!\inst|next_v_count [3] & ((\inst|next_v_count[2]~15 ) # (GND)))
// \inst|next_v_count[3]~17  = CARRY((!\inst|next_v_count[2]~15 ) # (!\inst|next_v_count [3]))

	.dataa(\inst|next_v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[2]~15 ),
	.combout(\inst|next_v_count[3]~16_combout ),
	.cout(\inst|next_v_count[3]~17 ));
// synopsys translate_off
defparam \inst|next_v_count[3]~16 .lut_mask = 16'h5A5F;
defparam \inst|next_v_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \inst|next_v_count[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[3] .is_wysiwyg = "true";
defparam \inst|next_v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \inst|next_v_count[4]~18 (
// Equation(s):
// \inst|next_v_count[4]~18_combout  = (\inst|next_v_count [4] & (\inst|next_v_count[3]~17  $ (GND))) # (!\inst|next_v_count [4] & (!\inst|next_v_count[3]~17  & VCC))
// \inst|next_v_count[4]~19  = CARRY((\inst|next_v_count [4] & !\inst|next_v_count[3]~17 ))

	.dataa(\inst|next_v_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[3]~17 ),
	.combout(\inst|next_v_count[4]~18_combout ),
	.cout(\inst|next_v_count[4]~19 ));
// synopsys translate_off
defparam \inst|next_v_count[4]~18 .lut_mask = 16'hA50A;
defparam \inst|next_v_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \inst|next_v_count[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[4] .is_wysiwyg = "true";
defparam \inst|next_v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \inst|next_v_count[5]~20 (
// Equation(s):
// \inst|next_v_count[5]~20_combout  = (\inst|next_v_count [5] & (!\inst|next_v_count[4]~19 )) # (!\inst|next_v_count [5] & ((\inst|next_v_count[4]~19 ) # (GND)))
// \inst|next_v_count[5]~21  = CARRY((!\inst|next_v_count[4]~19 ) # (!\inst|next_v_count [5]))

	.dataa(gnd),
	.datab(\inst|next_v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[4]~19 ),
	.combout(\inst|next_v_count[5]~20_combout ),
	.cout(\inst|next_v_count[5]~21 ));
// synopsys translate_off
defparam \inst|next_v_count[5]~20 .lut_mask = 16'h3C3F;
defparam \inst|next_v_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \inst|next_v_count[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[5] .is_wysiwyg = "true";
defparam \inst|next_v_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \inst|next_v_count[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|next_v_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[9]~30_combout ),
	.sload(gnd),
	.ena(\inst|next_v_count[9]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[6] .is_wysiwyg = "true";
defparam \inst|next_v_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \inst|v_count[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[6] .is_wysiwyg = "true";
defparam \inst|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \inst|v_count[7]~feeder (
// Equation(s):
// \inst|v_count[7]~feeder_combout  = \inst|next_v_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [7]),
	.cin(gnd),
	.combout(\inst|v_count[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \inst|v_count[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[7] .is_wysiwyg = "true";
defparam \inst|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \inst|v_count[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[8] .is_wysiwyg = "true";
defparam \inst|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \inst|v_count[5]~feeder (
// Equation(s):
// \inst|v_count[5]~feeder_combout  = \inst|next_v_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [5]),
	.cin(gnd),
	.combout(\inst|v_count[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \inst|v_count[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|v_count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[5] .is_wysiwyg = "true";
defparam \inst|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (\inst|v_count [6] & (\inst|v_count [7] & (\inst|v_count [8] & \inst|v_count [5])))

	.dataa(\inst|v_count [6]),
	.datab(\inst|v_count [7]),
	.datac(\inst|v_count [8]),
	.datad(\inst|v_count [5]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h8000;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \inst|v_count[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[1] .is_wysiwyg = "true";
defparam \inst|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \inst|v_count[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[4] .is_wysiwyg = "true";
defparam \inst|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \inst|v_count[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[3] .is_wysiwyg = "true";
defparam \inst|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \inst|v_count[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[2] .is_wysiwyg = "true";
defparam \inst|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \inst|always1~2 (
// Equation(s):
// \inst|always1~2_combout  = ((\inst|v_count [4]) # ((\inst|v_count [2]) # (!\inst|v_count [3]))) # (!\inst|v_count [1])

	.dataa(\inst|v_count [1]),
	.datab(\inst|v_count [4]),
	.datac(\inst|v_count [3]),
	.datad(\inst|v_count [2]),
	.cin(gnd),
	.combout(\inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~2 .lut_mask = 16'hFFDF;
defparam \inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \inst|v_count[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[9] .is_wysiwyg = "true";
defparam \inst|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \inst|always1~3 (
// Equation(s):
// \inst|always1~3_combout  = ((\inst|always1~2_combout ) # (\inst|v_count [9])) # (!\inst|LessThan3~0_combout )

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~2_combout ),
	.datac(gnd),
	.datad(\inst|v_count [9]),
	.cin(gnd),
	.combout(\inst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~3 .lut_mask = 16'hFFDD;
defparam \inst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\inst|next_v_count [4] & (\inst|next_v_count [2] $ (VCC))) # (!\inst|next_v_count [4] & (\inst|next_v_count [2] & VCC))
// \inst|Add2~1  = CARRY((\inst|next_v_count [4] & \inst|next_v_count [2]))

	.dataa(\inst|next_v_count [4]),
	.datab(\inst|next_v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\inst|next_v_count [5] & ((\inst|next_v_count [3] & (\inst|Add2~1  & VCC)) # (!\inst|next_v_count [3] & (!\inst|Add2~1 )))) # (!\inst|next_v_count [5] & ((\inst|next_v_count [3] & (!\inst|Add2~1 )) # (!\inst|next_v_count [3] & 
// ((\inst|Add2~1 ) # (GND)))))
// \inst|Add2~3  = CARRY((\inst|next_v_count [5] & (!\inst|next_v_count [3] & !\inst|Add2~1 )) # (!\inst|next_v_count [5] & ((!\inst|Add2~1 ) # (!\inst|next_v_count [3]))))

	.dataa(\inst|next_v_count [5]),
	.datab(\inst|next_v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\inst|next_v_count [4] $ (\inst|next_v_count [6] $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\inst|next_v_count [4] & ((\inst|next_v_count [6]) # (!\inst|Add2~3 ))) # (!\inst|next_v_count [4] & (\inst|next_v_count [6] & !\inst|Add2~3 )))

	.dataa(\inst|next_v_count [4]),
	.datab(\inst|next_v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\inst|next_v_count [5] & ((\inst|next_v_count [7] & (\inst|Add2~5  & VCC)) # (!\inst|next_v_count [7] & (!\inst|Add2~5 )))) # (!\inst|next_v_count [5] & ((\inst|next_v_count [7] & (!\inst|Add2~5 )) # (!\inst|next_v_count [7] & 
// ((\inst|Add2~5 ) # (GND)))))
// \inst|Add2~7  = CARRY((\inst|next_v_count [5] & (!\inst|next_v_count [7] & !\inst|Add2~5 )) # (!\inst|next_v_count [5] & ((!\inst|Add2~5 ) # (!\inst|next_v_count [7]))))

	.dataa(\inst|next_v_count [5]),
	.datab(\inst|next_v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\inst|next_v_count [6] $ (\inst|next_v_count [8] $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\inst|next_v_count [6] & ((\inst|next_v_count [8]) # (!\inst|Add2~7 ))) # (!\inst|next_v_count [6] & (\inst|next_v_count [8] & !\inst|Add2~7 )))

	.dataa(\inst|next_v_count [6]),
	.datab(\inst|next_v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\inst|next_v_count [7] & ((\inst|next_v_count [9] & (\inst|Add2~9  & VCC)) # (!\inst|next_v_count [9] & (!\inst|Add2~9 )))) # (!\inst|next_v_count [7] & ((\inst|next_v_count [9] & (!\inst|Add2~9 )) # (!\inst|next_v_count [9] & 
// ((\inst|Add2~9 ) # (GND)))))
// \inst|Add2~11  = CARRY((\inst|next_v_count [7] & (!\inst|next_v_count [9] & !\inst|Add2~9 )) # (!\inst|next_v_count [7] & ((!\inst|Add2~9 ) # (!\inst|next_v_count [9]))))

	.dataa(\inst|next_v_count [7]),
	.datab(\inst|next_v_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = (\inst|next_v_count [8] & (\inst|Add2~11  $ (GND))) # (!\inst|next_v_count [8] & (!\inst|Add2~11  & VCC))
// \inst|Add2~13  = CARRY((\inst|next_v_count [8] & !\inst|Add2~11 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout(\inst|Add2~13 ));
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'hC30C;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \inst|Add2~14 (
// Equation(s):
// \inst|Add2~14_combout  = (\inst|next_v_count [9] & (!\inst|Add2~13 )) # (!\inst|next_v_count [9] & ((\inst|Add2~13 ) # (GND)))
// \inst|Add2~15  = CARRY((!\inst|Add2~13 ) # (!\inst|next_v_count [9]))

	.dataa(gnd),
	.datab(\inst|next_v_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~13 ),
	.combout(\inst|Add2~14_combout ),
	.cout(\inst|Add2~15 ));
// synopsys translate_off
defparam \inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \inst|Add2~16 (
// Equation(s):
// \inst|Add2~16_combout  = !\inst|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add2~15 ),
	.combout(\inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~16 .lut_mask = 16'h0F0F;
defparam \inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (\inst|next_v_count [2] & (\inst|next_h_count [7] $ (VCC))) # (!\inst|next_v_count [2] & (\inst|next_h_count [7] & VCC))
// \inst|Add3~19  = CARRY((\inst|next_v_count [2] & \inst|next_h_count [7]))

	.dataa(\inst|next_v_count [2]),
	.datab(\inst|next_h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add3~18_combout ),
	.cout(\inst|Add3~19 ));
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'h6688;
defparam \inst|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (\inst|next_v_count [3] & ((\inst|next_h_count [8] & (\inst|Add3~19  & VCC)) # (!\inst|next_h_count [8] & (!\inst|Add3~19 )))) # (!\inst|next_v_count [3] & ((\inst|next_h_count [8] & (!\inst|Add3~19 )) # (!\inst|next_h_count [8] & 
// ((\inst|Add3~19 ) # (GND)))))
// \inst|Add3~21  = CARRY((\inst|next_v_count [3] & (!\inst|next_h_count [8] & !\inst|Add3~19 )) # (!\inst|next_v_count [3] & ((!\inst|Add3~19 ) # (!\inst|next_h_count [8]))))

	.dataa(\inst|next_v_count [3]),
	.datab(\inst|next_h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~19 ),
	.combout(\inst|Add3~20_combout ),
	.cout(\inst|Add3~21 ));
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h9617;
defparam \inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \inst|Add3~22 (
// Equation(s):
// \inst|Add3~22_combout  = ((\inst|next_h_count [9] $ (\inst|Add2~0_combout  $ (!\inst|Add3~21 )))) # (GND)
// \inst|Add3~23  = CARRY((\inst|next_h_count [9] & ((\inst|Add2~0_combout ) # (!\inst|Add3~21 ))) # (!\inst|next_h_count [9] & (\inst|Add2~0_combout  & !\inst|Add3~21 )))

	.dataa(\inst|next_h_count [9]),
	.datab(\inst|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~21 ),
	.combout(\inst|Add3~22_combout ),
	.cout(\inst|Add3~23 ));
// synopsys translate_off
defparam \inst|Add3~22 .lut_mask = 16'h698E;
defparam \inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \inst|Add3~24 (
// Equation(s):
// \inst|Add3~24_combout  = (\inst|Add2~2_combout  & (!\inst|Add3~23 )) # (!\inst|Add2~2_combout  & ((\inst|Add3~23 ) # (GND)))
// \inst|Add3~25  = CARRY((!\inst|Add3~23 ) # (!\inst|Add2~2_combout ))

	.dataa(\inst|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~23 ),
	.combout(\inst|Add3~24_combout ),
	.cout(\inst|Add3~25 ));
// synopsys translate_off
defparam \inst|Add3~24 .lut_mask = 16'h5A5F;
defparam \inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \inst|Add3~26 (
// Equation(s):
// \inst|Add3~26_combout  = (\inst|Add2~4_combout  & (\inst|Add3~25  $ (GND))) # (!\inst|Add2~4_combout  & (!\inst|Add3~25  & VCC))
// \inst|Add3~27  = CARRY((\inst|Add2~4_combout  & !\inst|Add3~25 ))

	.dataa(\inst|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~25 ),
	.combout(\inst|Add3~26_combout ),
	.cout(\inst|Add3~27 ));
// synopsys translate_off
defparam \inst|Add3~26 .lut_mask = 16'hA50A;
defparam \inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \inst|Add3~28 (
// Equation(s):
// \inst|Add3~28_combout  = (\inst|Add2~6_combout  & (!\inst|Add3~27 )) # (!\inst|Add2~6_combout  & ((\inst|Add3~27 ) # (GND)))
// \inst|Add3~29  = CARRY((!\inst|Add3~27 ) # (!\inst|Add2~6_combout ))

	.dataa(\inst|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~27 ),
	.combout(\inst|Add3~28_combout ),
	.cout(\inst|Add3~29 ));
// synopsys translate_off
defparam \inst|Add3~28 .lut_mask = 16'h5A5F;
defparam \inst|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \inst|Add3~30 (
// Equation(s):
// \inst|Add3~30_combout  = (\inst|Add2~8_combout  & (\inst|Add3~29  $ (GND))) # (!\inst|Add2~8_combout  & (!\inst|Add3~29  & VCC))
// \inst|Add3~31  = CARRY((\inst|Add2~8_combout  & !\inst|Add3~29 ))

	.dataa(\inst|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~29 ),
	.combout(\inst|Add3~30_combout ),
	.cout(\inst|Add3~31 ));
// synopsys translate_off
defparam \inst|Add3~30 .lut_mask = 16'hA50A;
defparam \inst|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \inst|Add3~32 (
// Equation(s):
// \inst|Add3~32_combout  = (\inst|Add2~10_combout  & (!\inst|Add3~31 )) # (!\inst|Add2~10_combout  & ((\inst|Add3~31 ) # (GND)))
// \inst|Add3~33  = CARRY((!\inst|Add3~31 ) # (!\inst|Add2~10_combout ))

	.dataa(\inst|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~31 ),
	.combout(\inst|Add3~32_combout ),
	.cout(\inst|Add3~33 ));
// synopsys translate_off
defparam \inst|Add3~32 .lut_mask = 16'h5A5F;
defparam \inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \inst|Add3~34 (
// Equation(s):
// \inst|Add3~34_combout  = (\inst|Add2~12_combout  & (\inst|Add3~33  $ (GND))) # (!\inst|Add2~12_combout  & (!\inst|Add3~33  & VCC))
// \inst|Add3~35  = CARRY((\inst|Add2~12_combout  & !\inst|Add3~33 ))

	.dataa(gnd),
	.datab(\inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~33 ),
	.combout(\inst|Add3~34_combout ),
	.cout(\inst|Add3~35 ));
// synopsys translate_off
defparam \inst|Add3~34 .lut_mask = 16'hC30C;
defparam \inst|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \inst|Add3~36 (
// Equation(s):
// \inst|Add3~36_combout  = (\inst|Add2~14_combout  & (!\inst|Add3~35 )) # (!\inst|Add2~14_combout  & ((\inst|Add3~35 ) # (GND)))
// \inst|Add3~37  = CARRY((!\inst|Add3~35 ) # (!\inst|Add2~14_combout ))

	.dataa(gnd),
	.datab(\inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~35 ),
	.combout(\inst|Add3~36_combout ),
	.cout(\inst|Add3~37 ));
// synopsys translate_off
defparam \inst|Add3~36 .lut_mask = 16'h3C3F;
defparam \inst|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \inst|Add3~38 (
// Equation(s):
// \inst|Add3~38_combout  = \inst|Add3~37  $ (!\inst|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add2~16_combout ),
	.cin(\inst|Add3~37 ),
	.combout(\inst|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~38 .lut_mask = 16'hF00F;
defparam \inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \inst|always1~4 (
// Equation(s):
// \inst|always1~4_combout  = (!\inst|v_count [9] & (((!\inst|h_count [8] & !\inst|h_count [7])) # (!\inst|h_count [9])))

	.dataa(\inst|h_count [9]),
	.datab(\inst|h_count [8]),
	.datac(\inst|v_count [9]),
	.datad(\inst|h_count [7]),
	.cin(gnd),
	.combout(\inst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~4 .lut_mask = 16'h0507;
defparam \inst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \inst|Add3~42 (
// Equation(s):
// \inst|Add3~42_combout  = (\inst|Add3~38_combout  & (!\inst|LessThan3~0_combout  & \inst|always1~4_combout ))

	.dataa(\inst|Add3~38_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|always1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add3~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~42 .lut_mask = 16'h2020;
defparam \inst|Add3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \inst|Add3~43 (
// Equation(s):
// \inst|Add3~43_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|Add3~36_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|always1~4_combout ),
	.datad(\inst|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst|Add3~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~43 .lut_mask = 16'h3000;
defparam \inst|Add3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \inst|Add3~44 (
// Equation(s):
// \inst|Add3~44_combout  = (\inst|Add3~34_combout  & (!\inst|LessThan3~0_combout  & \inst|always1~4_combout ))

	.dataa(\inst|Add3~34_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|always1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~44 .lut_mask = 16'h2020;
defparam \inst|Add3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \inst|Add3~45 (
// Equation(s):
// \inst|Add3~45_combout  = (!\inst|LessThan3~0_combout  & (\inst|Add3~32_combout  & \inst|always1~4_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~32_combout ),
	.datad(\inst|always1~4_combout ),
	.cin(gnd),
	.combout(\inst|Add3~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~45 .lut_mask = 16'h3000;
defparam \inst|Add3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \inst|Add3~46 (
// Equation(s):
// \inst|Add3~46_combout  = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~30_combout ))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\inst|Add3~30_combout ),
	.cin(gnd),
	.combout(\inst|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~46 .lut_mask = 16'h2200;
defparam \inst|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \inst|Add3~47 (
// Equation(s):
// \inst|Add3~47_combout  = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~28_combout ))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\inst|Add3~28_combout ),
	.cin(gnd),
	.combout(\inst|Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~47 .lut_mask = 16'h2200;
defparam \inst|Add3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \inst|Add3~48 (
// Equation(s):
// \inst|Add3~48_combout  = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~26_combout ))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\inst|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~48 .lut_mask = 16'h2200;
defparam \inst|Add3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \inst|Add3~49 (
// Equation(s):
// \inst|Add3~49_combout  = (!\inst|LessThan3~0_combout  & (\inst|Add3~24_combout  & \inst|always1~4_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~24_combout ),
	.datad(\inst|always1~4_combout ),
	.cin(gnd),
	.combout(\inst|Add3~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~49 .lut_mask = 16'h3000;
defparam \inst|Add3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \inst|Add3~50 (
// Equation(s):
// \inst|Add3~50_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|Add3~22_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|Add3~22_combout ),
	.cin(gnd),
	.combout(\inst|Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~50 .lut_mask = 16'h4400;
defparam \inst|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \inst|Add3~40 (
// Equation(s):
// \inst|Add3~40_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|Add3~20_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|Add3~20_combout ),
	.cin(gnd),
	.combout(\inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~40 .lut_mask = 16'h4400;
defparam \inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \inst|Add3~41 (
// Equation(s):
// \inst|Add3~41_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|Add3~18_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~41 .lut_mask = 16'h4400;
defparam \inst|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \inst|pixel_address[4]~0 (
// Equation(s):
// \inst|pixel_address[4]~0_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|next_h_count [6]))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|next_h_count [6]),
	.cin(gnd),
	.combout(\inst|pixel_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[4]~0 .lut_mask = 16'h4400;
defparam \inst|pixel_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \inst|pixel_address[3]~1 (
// Equation(s):
// \inst|pixel_address[3]~1_combout  = (!\inst|LessThan3~0_combout  & (\inst|next_h_count [5] & \inst|always1~4_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\inst|next_h_count [5]),
	.datad(\inst|always1~4_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[3]~1 .lut_mask = 16'h5000;
defparam \inst|pixel_address[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \inst|pixel_address[2]~2 (
// Equation(s):
// \inst|pixel_address[2]~2_combout  = (\inst|next_h_count [4] & (!\inst|LessThan3~0_combout  & \inst|always1~4_combout ))

	.dataa(\inst|next_h_count [4]),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\inst|always1~4_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[2]~2 .lut_mask = 16'h2200;
defparam \inst|pixel_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \inst|pixel_address[1]~3 (
// Equation(s):
// \inst|pixel_address[1]~3_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|next_h_count [3]))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|next_h_count [3]),
	.cin(gnd),
	.combout(\inst|pixel_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[1]~3 .lut_mask = 16'h4400;
defparam \inst|pixel_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \inst|pixel_address[0]~4 (
// Equation(s):
// \inst|pixel_address[0]~4_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|next_h_count [2]))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~4_combout ),
	.datac(gnd),
	.datad(\inst|next_h_count [2]),
	.cin(gnd),
	.combout(\inst|pixel_address[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[0]~4 .lut_mask = 16'h4400;
defparam \inst|pixel_address[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \inst|always1~5 (
// Equation(s):
// \inst|always1~5_combout  = (\inst|always1~4_combout  & !\inst|LessThan3~0_combout )

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~5 .lut_mask = 16'h2222;
defparam \inst|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add3~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \inst2|altsyncram_component|auto_generated|rden_b_store (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VCC~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout  = (!\inst|Add3~42_combout  & (!\inst|Add3~43_combout  & ((\inst2|altsyncram_component|auto_generated|rden_b_store~q ) # (\VCC~input_o ))))

	.dataa(\inst|Add3~42_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(\VCC~input_o ),
	.datad(\inst|Add3~43_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2 .lut_mask = 16'h0054;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3] = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & (\inst|Add3~34_combout  & \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~34_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00079FFBF000000400005C0008383FFFFFFFF0200803FFF0F8040002040038000F701FFFFFFFF0000001FFFEDC0000120000380207F81FFFFFFFF00481007FFF8C0000104040700207FC0FFFFFFFF01F00001FFF9C000000C000700047CC0FFFFFFFF03F800027FF1E000004FF807001078E03FFFFFFF819C000007C18007C31FFF0730177AE00FFFFFFFC08C000000019017F01FFF87387FF8600FFFFFFFC08600000021000FF81FFF871BFFF8700FFFFFFF808E18000403401D3A8FFBCB1BFFF8718FFFFFFE808798000B32009839EFF3C3FFFFF07307FFFFFE80877007E80603183FFFF1C1F7FFF03F07FFFFFE0083F12FF10E02BA3FFFE3C0F3FFF01F07F;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFE0081F00C788C0E183FFFC18201FFE09E07FFFFCE0081E01C39FE38589FF1038000FFC00007FFFFDA008000183DFFFC081FF00380003F000007FFFFDA000000583FFFFF700FF003000000000007FFFFD6000002583FFFFFE007F007000001000087FFFFF4002080987FFFFFE001F10F000000500407FFFFEC000000305FFFF9F020000E80200080000FFFFFEC00420C309FFFFB5814142E000000802007FFFFFC00400FF00FFFFF8400042E000001D02007FFFFFDC03007E003FFCF0000042C00001FFC0003FFFFFF803007E00007DE0000002C4000FFFF7C03FFFFFF8070000000FFC00000002C4801FFFFF901FFFFFF007004000FFFE00000000E4801F;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFF801FFFFFF001004003FFFF10000000ED881FFFFF000FFF3F100000600FFFF7BC00000067C03DFFFC000FFFFF340080403FFFC0000000003F083CFFF8000FFFF804004040FFFF40000000001F001CFFE000077FC000003143FFFE80000000010E001C3F000004FF401C007E9FFFF6040000000107801C00000000ABF80F02F81FFFC0000000000107E00F00000000FFA01F80E03FFF80000000000007F02E001000007F003FC0207FFF01040000000005F8070008000038003980003FFE81010000000080FC03800000180E40098001DFF900000000000080FE07900000007DC0008007FFFE000000000000807F11C0000000FFE0848003F23E0080001021;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00001FFF802800087FE2C00003F8FC000000003F00401FFFF81C00683FC3E00001F9F8000000001F00407FFFFE0701801FEFE00000FBE0000800000F0000FFFFFFC7FC651E07E00003F3C0000001802300085E7FFFF9F8178607F00000E00800000108000000003FFFFF7044C007650000C01800000000000000003BFFFFC0C7C0030D0020003800000000008000001FFFFFC107C003040030087800200000000000000F8FFFC007E60008D0041FF000200000008039E00607FFC003E600069A0C3FF10000000000007FFC0000FFC0031E000790083FE0000000000001FFFE00000FC0030E0013F0787FE8000000000107FFEE00000180001187A3E0D8FFC003;
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add3~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout  = (!\inst|Add3~42_combout  & (\inst|Add3~43_combout  & ((\VCC~input_o ) # (\inst2|altsyncram_component|auto_generated|rden_b_store~q ))))

	.dataa(\inst|Add3~42_combout ),
	.datab(\VCC~input_o ),
	.datac(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\inst|Add3~43_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2 .lut_mask = 16'h5400;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3] = (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout  & (((\inst|LessThan3~0_combout ) # (!\inst|Add3~34_combout )) # (!\inst|always1~4_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~34_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] .lut_mask = 16'hDF00;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF219E6083FFEFFC0E99FF701C00040030001FFFFFA1FC6083FFEFFC051BFFE03E40020000000FFFFF80FE71C3FFFFFC045B8FC06E040000000387FFFFC0787F83FFFFFC1C3B97800F0000000403CFFFFFC0003F07FFFFFC1FF781800F0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h020004401FFFFFDC0001F27FFFFF81FFF8180138000000402FFFFF8C0400E27FFFFF80FFF8180038004000400FFFFF8E0400007FFFFF80FFF818001D0000000003FFFF8E0000007FFFFF80FFF008009C8100004005FFFB8E0200017FFFFF80FFF408001C0008100000FFF7DC0807C87FFFFF80FFF80C002C01000000001FE7DC000FE07FFFFF80FFF007000C000000080007C3FC001C707FFFFF80FFC000841D00004020000007F800183C7FFFFF80FF0010163C10001020000037EA001838FFFFFF880048000FF88001086100001F0044183DFFFFFF980120000FF9C080000100000E0C04983FFFFFFFB80320061FF9E000200000005C0486383FFFFFFFF800;
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \print~input (
	.i(print),
	.ibar(gnd),
	.o(\print~input_o ));
// synopsys translate_off
defparam \print~input .bus_hold = "false";
defparam \print~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3] = (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout  & (((\inst|LessThan3~0_combout ) # (!\inst|Add3~34_combout )) # (!\inst|always1~4_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~34_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] .lut_mask = 16'hDF00;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\print~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\print~input_o ),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h1C0000038FFFE600000F80001E69F08048FF801FFD000407FFFFE700001F00001E61F79001FF003FF80000037FFFC700003F800696E27BF1C3F9007FFE0000031FFF87300238C007D7C60BFF8001807BFFC3040303FF06786E70C017F80C007841018073FFFE000340000E3FFFF0E132FFA5801C4103FC71FFFC000300000C1FFFF0E040BFF5C000001FFFF1FFF1000100000C0FFFF0613807BFF00C017FFFF0FFC0400100001C07FFF06308019BF0040FFFFFF83000000180001C07FFE063040C3BF0010FFFFEF80800040000001C01FFC07E00079FF80261FFFCFC1000000000001820FF803E0180CFC0006AFFFCFC68940000000038303E001D00112FC030;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h099FF8FC0010000000003C200208000000CFE0000480E0FE0010000100001C700308000000E3E000000001DE2019010000001FE00188000001E3E000024001D600282000000017E0010800101FE3F010007001D702080008000013C00108000DFFF3F0001FF001D60008000CC00000000108000FFFE7F0041FF807860004000FF00000000108000FFFE1F8001FFC23EE00040007F800007001000117FFE1F8803FFE47FC00040007FC00000001100113FFC3F8403FFF87FC00020000DC00000001100111FFC3FC401FFF0364000000009C00070001100108FFC3FC001FFE0304000000001C000F80011001081C23FC001CF0030C000000071C003DC000100108;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0001FE080C1001F80800000F18C09DC4002000880001FE400C0803F81027000F38EFFCC100A000880000FFC00E8800F80A02000E387FFCC000B200885000FFC00E0400580802000E707FFCC004E3008810007FE0060400FFD000800E703FFCC004C7E88810403FE00F0273FFF800000E603FFCCC044FF44810001FE1BF023BFFF800000EE01FF8FF1D8E304810003F81FF039FFFFC000007E00FF07FFFEE304810003701D707FFFFFC000007E007E073FFFE184810003F83C73FFFFFDC000003E1840001FFFE184818403B9F97FFFFFF9C007003E1A00001FFFC18E8185038F83FFFFFFF3C017801F7220001FFFC18E808001C003DFFFF01183FF801FF020000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hBFF81FE878401C4019DFFC05383FFC0CFF0200009FF00F18FC400C4001CFF800B83FFF78FC0210008400071DEF4C1F0001C7C002F077FF917C0210000400001FE6480FF000E80000E073FFE3100208004400000DC7481FF810E80041E031FF7F000208004440103FE7483FFE04780027C038F83F041200004400C3FFDDFC7FFC3878007FF8F8001E0070000026007FFFCFFC7FFFF03801FFE1F80A0E00FC002026007FFFC2F877FFE03F03FFFFFC4A2E01FE080027001FFF827033FFC73FC5FFFEBC03FE01DE000001000FFF82507BFFE30E01DFFE3E0FE619C60000150007FF027F7FF8020F01DFFF7F01FFFF860000148003FE08183E80060F01CFFF7F3DFF;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~2_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hD9C8;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3] = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & (\inst|Add3~34_combout  & \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~34_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~3_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|mux3|_~2_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~2_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst2|altsyncram_component|auto_generated|mux3|_~2_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hF858;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout  = (\inst|Add3~42_combout  & (\inst|Add3~44_combout  & ((\inst2|altsyncram_component|auto_generated|rden_b_store~q ) # (\VCC~input_o ))))

	.dataa(\inst|Add3~42_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(\VCC~input_o ),
	.datad(\inst|Add3~44_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2 .lut_mask = 16'hA800;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3] = (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout  & ((\inst|LessThan3~0_combout ) # ((!\inst|Add3~36_combout ) # (!\inst|always1~4_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|always1~4_combout ),
	.datad(\inst|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] .lut_mask = 16'h8AAA;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout  = (\inst|Add3~42_combout  & (!\inst|Add3~44_combout  & ((\inst2|altsyncram_component|auto_generated|rden_b_store~q ) # (\VCC~input_o ))))

	.dataa(\inst|Add3~42_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(\VCC~input_o ),
	.datad(\inst|Add3~44_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2 .lut_mask = 16'h00A8;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3] = (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout  & (((\inst|LessThan3~0_combout ) # (!\inst|Add3~36_combout )) # (!\inst|always1~4_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout ),
	.datad(\inst|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] .lut_mask = 16'hD0F0;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~0_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hE3E0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3] = (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout  & (!\inst|LessThan3~0_combout  & (\inst|always1~4_combout  & \inst|Add3~36_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3]~2_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|always1~4_combout ),
	.datad(\inst|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3] = (\inst|always1~4_combout  & (!\inst|LessThan3~0_combout  & (\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout  & \inst|Add3~36_combout )))

	.dataa(\inst|always1~4_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3]~2_combout ),
	.datad(\inst|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~1_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~0_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~0_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hD8AA;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add3~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~4_combout  = (\inst|always1~5_combout  & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ))))

	.dataa(\inst|always1~5_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hA088;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~5_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hE3E0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~6_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~5_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~5_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hCAF0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h2002000000100004000140040000107F637C1020280000000004000004000000040018FFE77C300008000800000000120000000204000CFFE77C2000800000000800001040400002041000FFE7382000000000000800000000000000440800FFE738200A000000000000000400000001002000FFE7386000000000000001803500000001002000FFE7386000000000000389004100000000000000FFE6386000000380420082000300000000000000FFE7384000810B02C0040002280000A000000010FFE7704000091140F102880000000040000000007FE7F4C0000800000000041100000000002002007FE7F4C0012012041000090100002000010001407F;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hEFF480001C08000000010180000000018008007FEFF480000008000000010D80020000000000007FEFF480020000000000800080100000000000007FFFF500020804200000A00000000000000000003FFFF500060124300000902000000000001000087FFFFD400608181C8000A22000100000100502C07FFFFE4000060004600211020800080200080000FFFFFE40042080084080008149020004000800047FFEFF40040040000008004000020010000000007FFEFFC0020040000020000000420400020000003FFEFFC0000040000030000000020400000000003FFEFE000000000000F0000800020420020000101FFFFC000100000017F000200000940002;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000001FF3FFA001000801FFF4000000000C08100000000FF83F9000046207FFF6100000004040104000000FFFFF000084419FFF00000400002020100000000FFFC0040240417FFA000000000000001000000012378000000141FFE020000000010400100000001ED6400C020097FFC600000000010700080000000E5F780E02001FFF00000000000107C0890000007EB3B03F00203FFE00400000000007E0210000003F7F403F00203FFC01200000140001B0040008101FBC003C00033FF001010000000080F8020024001FF6801D8001DE70000080100000907C041802000FFEC0038007EC60000300000020803E110001000FFFE0078003F0000080001200;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00001FA00021000FFEE2C00003EC00000000000005001FFF8001006FFFDBE000019400008000012001401FFFE000000FFFEFC00000E00001A800000081007FFFFC04000FFE15F00001E000000001802000081E3FFFC0000FFE04E00030A00000000108000020000FFFF00007FC177000004003000100000000000031FFFC0007F81304802000000100000000000000107FFE0107EC0B04003000000020000000000000000FFFC007E60800D024000000010000118000000003FF4007F6000D1A2C000120000000000000000000FF460786040700180002000000000000000000000FE3070C0402503800080040001410000000800001A142DDCF82E098000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000421004003C007C00E80100000500400300000000020804003C00FC005000C002040020000000C000200620063C00FC004E00400E0040080100002420000000003C00FC01000380000000000040000600000000003C00FC00C000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000440000000000000027E00FC00400010010000000040A00000080400027E00FC00000000000000500040008000000480007E00FC00000000000188000000000000000000007E00FC00000000008180000000040000100208017E00FC000004C000000008B000000000100800087E00FC00200C00002000000000000006000000007E00FC00001600000000000028000002000200247E01FC00001280800000004020000000000000047E01FC000012181400100410200000300A0000007F03FC08020810040080020821000010004400007F037C00052010008000800001000000440580007F237C100100200100030020000000600C8400007F237C1000;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\print~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\print~input_o ),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000008000000000400F1CBFC6A8080CC0005000008040000000000000078C7FF02F790180041000000000002000400030104E7FCC27BD118010002000000000000040003018B9FFFCE08D38001840100000400000084000081827BF84C00780900000180000000401004400000007BEFF480000100000080000001000000000000005DFFF4C0000000002000000001000000000000003D47BCD00C8000002000024000000000020000050EB2B8C004080000000400000080000001000841062CBBE00202000004080C0600000010002010A010879BE00060500010002C00000000100000001814C0FFC00868800010281C4000000010000008010A01B7C038;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0880001800100000000020000A880000017BC01004800010001001010000000103080008000BE000000000140019010002801000018800000003E000020000102028200000003010010800000003E000000880110228100000003000010800000019E000000000500008000800001010010800000005F006400000000004000800000040010800000001E000000001000004000000000070018001000001F080000000800004000000000008211201501C01A00110000084000200000000000001110110700398001000000000000000000000000110010C0043B800100002040000000000000400011001700021D80000100204000002008000200810548108;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0001E008001001000001000000000025102680C80000E000000A00801207000002000003C8A2108C00006000000800080202000000000001C8B30588140070000004004008020000000000004480288810603C0000040000100080000200002024C0008818423D0000020000002800000000002004500C4810421F000002000001000000000182000010004810400F000200000000000004000003000000004999400400000003001000000000000100000244481000200000000080000040221006000000001608184522000000000000300004002000010001916E3853D080200000012020000000220001000080280801D000201800050000000000260000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h8000002800400040000C0005000000008006000080000018005029400000000080000000000210208400001C215831C1200818028C010000100210000400003D20D29C012489D4F080000000000208284550002D7CC000001F0FC460028000200412086C454E16C13C48020007484470020002100412000B444004003E6380000603CD0000000800040A0A3FA66000001E07840008003E000010FE2100001078E66C000016054A000E63FE0000227FF000000C00273C0000027C00007FF9FF1000B806300810080001000440127E4801FFFC210882B9FF2000100000158000001B7FE0BF0208010003FDF7C30000040014808200095830800608011023FCFF83;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~7_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hD9C8;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~8_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|mux3|_~7_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # (!\inst2|altsyncram_component|auto_generated|mux3|_~7_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~9 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~9_combout  = (\inst|always1~5_combout  & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~6_combout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~8_combout )))))

	.dataa(\inst|always1~5_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~9 .lut_mask = 16'h88A0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~10 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~10_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~10 .lut_mask = 16'hE3E0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~11 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~11_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|mux3|_~10_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~10_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|mux3|_~10_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~11 .lut_mask = 16'hF388;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0002000000000000000000000000005B013800000000000000000000000000000000085B00382000000008000000001200000000000000DB00380000000000000800001000000002001000FB04380000000000000800000000000000000800FB06380000000000000000000000000001000000FB06384000000000000000000000000001000000FB06384000000000000000000100000000000000FB86304000000000000000000000000000000000798730400000000000000000080000200000000079E73000000000000000000000000000000000007DE73080000000000000000100000000000000007FE53080000000040000010100000000000001007F;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hED3480000C00000000010180000000010000007FED2400000000000000000080000000000000003FED6400000000000000000000000000000000003FE5E400000000000000000000000000000000003FEDE400000000000000000000000000001000083FEFC000000000000000000000000000000000003FFFFA00000000004000000000000000000000007FFFDA00000000004000000000020000000000003FFEDC00000000000000000000020000000000003FFEFC00000000000000000000020000000000003FFEFC00000000000000000000020000000000003FFEFA08000000000000000000000000000000001FFFF00001000000000000000000840002;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000001FC01C00010000000000000000000400100000000FF83810000020000000000000004000104000000FF87000008000000000000000000000100000001FFB80000000000000000000000000001000000010041980000100000000000000000000000000001E92FFEE000000000200000000010400080000000F77FFFF000000000000000000000400080000003FF3FFFF802000000000000000000620000000003FF7FFFF002000000000000000000000000000001FFFFFFC000320000100000000000020020000001FF7FFFE5003D0000000000000008020000000000FFE7FFB9007E8000000000000000010000000000FFC1F7F8007F8000080000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000FFE9DBC000EE1000000000000000000800000000FFDBFFC000F02000000000000004000BE0000000FFBFC1C001FC00000000000000000201F8000000FFFFDDE001D080000000000000000103FF000040BFFFCEF003F3800000000000000000007FE000B0F7FFDF3023F7000000000000000000000FF801E07FFF9F0F33FF0000000000000000000102FF01F473FFFFCF33FC00000200000000000000008F83FEFFFFFF4F63FE00000000000000000000002383FC7FFFFFD006F0000000000000000000000001E7FF7E7FFEF2760000000000000000000000000077FF7F5FFEEDF6080000000000000000000000001FFFFEFFF4EFFFA000000;
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200040038007C000000000000000000000000000008040028007C00000000020000000000000000200600002C007C00000040000000000000002000000000002C007C00000000000000000000000600000000002C007C000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000040000000000000003C007C00000000010000000040000000080000003C00FC00000000000000000000000000000000007E00BC00000000000000000000000000000000007600BC00000000008000000000000000000000007600B800000000000000000000000000000000007600B800000000000000000000000000000000007600B80000000000000000000000000000000000560138000000000000000000200000000000000056013800000000000000000020000000080000005601380800000000000000000000000000000000520138000000000000000000010000000000000052013C00000000000000000000000000040000005201381000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\print~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\print~input_o ),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000FFFFFDCE8EFFFE000000000000000000000000007FFFFFDE0FFFDA000000000000000200000000001FFFEDDEFFCF1E010002000000000000040000000FFFFFFFCA40180000000000000000000400000003FFFFF8F16CC90000018000000000000000000000FF8FFC7E07A000000000000000000000000000005FFFFC3E8FC000002000000001000000000000001FEFF81FDF8000002000000000000000020000000FFEF80E7600000000000000000000000000000007FFB8024000000000000000000000000000000001F8FA0040000000100000000000001000000010007FF800000080001000000000000010000000000005F00000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00800008001000000000000000000000003A000004000000001000000000000000080000000A0000000000040000000000000000000800000002000002000000000800000000000000080000000000000000000000080000000000000108000000000000000000000000000000000000010800000000000000000000000000000000000001000000000000000000000000040000000000000100010000000000000000000004000000000000010001000000000010000000000000000000000001100100100010001000000000000000000000000110010000020800100002000000000000000000001000000000000000100000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000C0080010000000000000000000000000000000004000000000800000000000000000002000800000000000080000000000000000000000A00080000060000000004000000000000000000080008810002C0000040000000080000000000000C00008100000000002000000000000000000000040000810001000000200000000000000008000000000481000000002000000000000000000000000000048100000000000000000000000000000000000004810000000000000000000000000000000000000080000200000000000000000000000000100000028080000800000000100000000000000000000002808001000001000010000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000008000000000008000100000000800000008000000800000800000000008000000000000000800000180000000000000000800100001000000000000008000000000080000080000000000000000000000900000000000800000000000000000000400000000440020000080000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000200000000000020000000000000000000000000020000000002000000008000000200000000000000000000000100000000401008028000000000000100000000010000000000100012000000000000010000000001010000000000021000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~12 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~12_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~12 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~45_combout ,\inst|Add3~46_combout ,\inst|Add3~47_combout ,\inst|Add3~48_combout ,\inst|Add3~49_combout ,\inst|Add3~50_combout ,\inst|Add3~40_combout ,\inst|Add3~41_combout ,\inst|pixel_address[4]~0_combout ,\inst|pixel_address[3]~1_combout ,
\inst|pixel_address[2]~2_combout ,\inst|pixel_address[1]~3_combout ,\inst|pixel_address[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "image.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~13 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~13_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~12_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~12_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~13 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~14 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~14_combout  = (\inst|always1~5_combout  & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~11_combout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~13_combout )))))

	.dataa(\inst|always1~5_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~14 .lut_mask = 16'h88A0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
