# frozen_string_literal: true

module RgGen
  module Verilog
    module RTL
      class ComponentFactory < Core::OutputBase::SourceFileComponentFactory
      end

      class FeatureFactory < Core::OutputBase::FeatureFactory
      end
    end
  end
end
