{"vcs1":{"timestamp_begin":1739362606.336574094, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739362606.673584537, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739362606.990929935, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739362606.111761821}
{"VCS_COMP_START_TIME": 1739362606.111761821}
{"VCS_COMP_END_TIME": 1739362607.207017553}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150352}}
