# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lowrisc_ibex_top_artya7_100_0.1.srcs/sources_1/new/sum_tb.vhd" \

# Do not sort compile order
nosort
