; or1k instruction bus master
[master or1k_i]
slaves =
 sdram_ibus
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 sdram_dbus
 uart0
 gpio0_0
 gpio0_1
 gpio0_2
 gpio0_3
 gpio0_4

 gpio1_0
 gpio1_1
 gpio1_2
 gpio1_3
 gpio1_4



; debug master
[master dbg]
slaves =
 sdram_dbus
 uart0
 gpio0

[slave uart0]
datawidth=8
offset=0x90000000
size=32

; GPIO 0 0 to 7
[slave gpio0_0]
datawidth=8
offset=0x91000000
size=2

; GPIO 8 to 15
[slave gpio0_1]
datawidth=8
offset=0x92000000
size=2

; GPIO 16 to 23
[slave gpio0_2]
datawidth=8
offset=0x93000000
size=2

; GPIO 24 to 31
[slave gpio0_3]
datawidth=8
offset=0x94000000
size=2

; GPIO 32 to 35
[slave gpio0_4]
datawidth=8
offset=0x95000000
size=2


; GPIO 1 0 to 7
[slave gpio1_0]
datawidth=8
offset=0xa1000000
size=2

; GPIO 8 to 15
[slave gpio1_1]
datawidth=8
offset=0xa2000000
size=2

; GPIO 16 to 23
[slave gpio1_2]
datawidth=8
offset=0xa3000000
size=2

; GPIO 24 to 31
[slave gpio1_3]
datawidth=8
offset=0xa4000000
size=2

; GPIO 32 to 35
[slave gpio1_4]
datawidth=8
offset=0xa5000000
size=2

[slave rom0]
offset=0xf0000100
size=64

; SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave sdram_dbus]
offset=0
size=0x2000000 ; 32MB
[slave sdram_ibus]
offset=0
size=0x2000000 ; 32MB
