// Seed: 1126655712
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    input tri1 id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input logic id_9,
    input tri0 id_10,
    input tri id_11,
    input logic id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wire id_15
);
  logic [7:0] id_17;
  static
  integer
  id_18 (
      .id_0(id_10),
      .id_1(1),
      .id_2(1 + 1),
      .id_3(1 == 1),
      .id_4(1'd0),
      .id_5(1'b0),
      .id_6(1),
      .id_7(1'h0),
      .id_8(id_0)
  );
  always @(id_12) id_17[1] <= id_12 & id_2 ? id_12 : id_9;
  module_0(
      id_15, id_2, id_6, id_8, id_2, id_13, id_4, id_10
  );
endmodule
