



![image-20211103112305218](.assets/image-20211103112305218.png)

# CPU概述

![image-20211103112317718](.assets/image-20211103112317718.png)

## CPU基本组成

![image-20211103113217452](.assets/image-20211103113217452.png)

## CPU的主要功能

![image-20211103113500195](.assets/image-20211103113500195.png)

## CPU中主要寄存器

![image-20211103113541197](.assets/image-20211103113541197.png)

![image-20211103114135657](.assets/image-20211103114135657.png)

# 数据通路

![image-20211103114207486](.assets/image-20211103114207486.png)

![image-20211103114213048](.assets/image-20211103114213048.png)

## 数据通路抽象模型

![image-20211103114646395](.assets/image-20211103114646395.png)

## D触发器定时模型

![image-20211108102617854](.assets/image-20211108102617854.png)

## 数据通路与时钟周期

![image-20211108103016429](.assets/image-20211108103016429.png)

![image-20211108103502760](.assets/image-20211108103502760.png)

## 数据通路分类

![image-20211108104601483](.assets/image-20211108104601483.png)

![image-20211108104608377](.assets/image-20211108104608377.png)

![image-20211108105131243](.assets/image-20211108105131243.png)

![image-20211108105141091](.assets/image-20211108105141091.png)

![image-20211108105151084](.assets/image-20211108105151084.png)

![image-20211108105156427](.assets/image-20211108105156427.png)

![image-20211108105639942](.assets/image-20211108105639942.png)

![](.assets/image-20211108105644971.png)

![image-20211108105649480](.assets/image-20211108105649480.png)

![image-20211108111118327](.assets/image-20211108111118327.png)

![image-20211108111135709](.assets/image-20211108111135709.png)

![image-20211108111518779](.assets/image-20211108111518779.png)

![image-20211108111917406](.assets/image-20211108111917406.png)

# 指令周期与时序

## 指令执行一般流程

![image-20211108113836922](.assets/image-20211108113836922.png)

## 指令周期基本概念

![image-20211108114531546](.assets/image-20211108114531546.png)

## 指令周期同步

![image-20211115101709392](.assets/image-20211115101709392.png)

### 早期三级时序系统

![image-20211115101859083](.assets/image-20211115101859083.png)

### 时序产生器与控制器

![image-20211115102638462](.assets/image-20211115102638462.png)

![image-20211115104008492](.assets/image-20211115104008492.png)

![image-20211115104015044](.assets/image-20211115104015044.png)

![image-20211115104020342](.assets/image-20211115104020342.png)

![image-20211115104027464](.assets/image-20211115104027464.png)

![image-20211115104035834](.assets/image-20211115104035834.png)

![image-20211115104246178](.assets/image-20211115104246178.png)

![image-20211115104450143](.assets/image-20211115104450143.png)

![image-20211115104731439](.assets/image-20211115104731439.png)

![image-20211115105044157](.assets/image-20211115105044157.png)

![image-20211115105052951](.assets/image-20211115105052951.png)

![image-20211115110900815](.assets/image-20211115110900815.png)

![image-20211115105619131](.assets/image-20211115105619131.png)



# 时序产生器设计



![image-20211115111950544](.assets/image-20211115111950544.png)

![image-20211115112535432](.assets/image-20211115112535432.png)

![image-20211115112809331](.assets/image-20211115112809331.png)

![image-20211115113316165](.assets/image-20211115113316165.png)

![image-20211115113435737](.assets/image-20211115113435737.png)

![image-20211115113719517](.assets/image-20211115113719517.png)

![image-20211115113827982](.assets/image-20211115113827982.png)

![image-20211115114122049](.assets/image-20211115114122049.png)

![image-20211115114651994](.assets/image-20211115114651994.png)

![image-20211117102404051](.assets/image-20211117102404051.png)

![image-20211117102410222](.assets/image-20211117102410222.png)

![image-20211117102416153](.assets/image-20211117102416153.png)

![image-20211117102421918](.assets/image-20211117102421918.png)

![image-20211117102455819](.assets/image-20211117102455819.png)

![image-20211117113133318](.assets/image-20211117113133318.png)

Rt----->target

Rd---->Destation

![image-20211117114902263](.assets/image-20211117114902263.png)
