--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main_Code.twx Main_Code.ncd -o Main_Code.twr Main_Code.pcf
-ucf initialize.ucf

Design file:              Main_Code.ncd
Physical constraint file: Main_Code.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TXE         |    2.423(R)|      SLOW  |   -0.643(R)|      SLOW  |CLK_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_FT<1>   |         7.656(R)|      SLOW  |         4.063(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<3>   |         6.857(R)|      SLOW  |         3.507(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<4>   |         7.861(R)|      SLOW  |         4.219(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<5>   |         7.206(R)|      SLOW  |         3.813(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<6>   |         6.988(R)|      SLOW  |         3.586(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
DATA_FT<7>   |         7.887(R)|      SLOW  |         4.193(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
FT_WR        |         7.312(R)|      SLOW  |         3.796(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<0>  |         7.450(F)|      SLOW  |         3.879(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<1>  |         7.911(F)|      SLOW  |         4.222(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<2>  |         7.845(F)|      SLOW  |         4.123(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<3>  |         7.880(F)|      SLOW  |         4.209(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<4>  |         8.665(F)|      SLOW  |         4.617(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<5>  |         8.565(F)|      SLOW  |         4.546(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<6>  |         8.504(F)|      SLOW  |         4.520(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<7>  |         8.499(F)|      SLOW  |         4.515(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<8>  |         8.116(F)|      SLOW  |         4.272(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<9>  |         8.400(F)|      SLOW  |         4.441(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<10> |         7.236(F)|      SLOW  |         3.746(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<11> |         8.239(F)|      SLOW  |         4.344(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdAddr_o<12> |         8.234(F)|      SLOW  |         4.339(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdBs_o<0>    |         7.802(F)|      SLOW  |         4.182(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdBs_o<1>    |         7.963(F)|      SLOW  |         4.279(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdCas_bo     |         7.147(F)|      SLOW  |         3.695(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdCke_o      |         7.249(F)|      SLOW  |         3.774(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<0> |         8.761(F)|      SLOW  |         4.094(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<1> |         8.650(F)|      SLOW  |         4.066(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<2> |         8.650(F)|      SLOW  |         3.935(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<3> |         8.821(F)|      SLOW  |         4.008(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<4> |         8.821(F)|      SLOW  |         4.729(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<5> |         9.135(F)|      SLOW  |         4.967(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<6> |         9.135(F)|      SLOW  |         4.967(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<7> |         9.866(F)|      SLOW  |         5.394(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<8> |         7.497(F)|      SLOW  |         3.856(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<9> |         7.669(F)|      SLOW  |         3.964(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<10>|        11.136(F)|      SLOW  |         6.162(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<11>|         9.575(F)|      SLOW  |         5.246(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<12>|         9.241(F)|      SLOW  |         4.988(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<13>|         7.844(F)|      SLOW  |         4.075(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<14>|         7.844(F)|      SLOW  |         4.075(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdData_io<15>|         7.669(F)|      SLOW  |         3.964(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdDqmh_o     |         7.229(F)|      SLOW  |         3.749(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdDqml_o     |         7.722(F)|      SLOW  |         4.059(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdRas_bo     |         7.881(F)|      SLOW  |         4.212(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
sdWe_bo      |         7.163(F)|      SLOW  |         3.706(F)|      FAST  |CLK_IBUF_BUFG     |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.917|    3.535|    2.612|    5.593|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK            |sdClock_o      |    9.052|
---------------+---------------+---------+


Analysis completed Thu Jun 18 13:07:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



