# Reading G:/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/sim/uart_rx.mpf
# Loading project uart_rx
# Compile of uart_byte_rx.v was successful.
# Compile of uart_byte_rx_tb.v was successful.
# Compile of uart_byte_tx.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -L gw5a -Lf gw5a work.uart_byte_rx_tb -voptargs=+acc
# vsim -L gw5a -Lf gw5a work.uart_byte_rx_tb -voptargs="+acc" 
# Start time: 14:05:07 on Aug 25,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_rx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.uart_byte_rx(fast)
add wave -position insertpoint sim:/uart_byte_rx_tb/*
run -all
# ** Note: $stop    : H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v(87)
#    Time: 375180 ns  Iteration: 0  Instance: /uart_byte_rx_tb
# Break in Module uart_byte_rx_tb at H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v line 87
# Compile of uart_byte_rx.v was successful.
# Compile of uart_byte_rx_tb.v was successful.
# Compile of uart_byte_tx.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_rx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.uart_byte_rx(fast)
run -all
# ** Note: $stop    : H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v(87)
#    Time: 2284780 ns  Iteration: 0  Instance: /uart_byte_rx_tb
# Break in Module uart_byte_rx_tb at H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v line 87
# Compile of uart_byte_rx.v was successful.
# Compile of uart_byte_rx_tb.v was successful.
# Compile of uart_byte_tx.v was successful.
# 3 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/uart_byte_rx_tb/uart_byte_rx/*
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_rx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.uart_byte_rx(fast)
run -all
# ** Note: $stop    : H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v(87)
#    Time: 2284780 ns  Iteration: 0  Instance: /uart_byte_rx_tb
# Break in Module uart_byte_rx_tb at H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v line 87
# Compile of uart_byte_rx.v was successful.
# Compile of uart_byte_rx_tb.v was successful.
# Compile of uart_byte_tx.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_rx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.uart_byte_rx(fast)
run -all
# ** Note: $stop    : H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v(87)
#    Time: 2284780 ns  Iteration: 0  Instance: /uart_byte_rx_tb
# Break in Module uart_byte_rx_tb at H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v line 87
# Compile of uart_byte_rx.v was successful.
# Compile of uart_byte_rx_tb.v was successful.
# Compile of uart_byte_tx.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_rx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.uart_byte_rx(fast)
run -all
# ** Note: $stop    : H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v(87)
#    Time: 2284780 ns  Iteration: 0  Instance: /uart_byte_rx_tb
# Break in Module uart_byte_rx_tb at H:/01_gaoyun/gao_project/07_uart_rx/uart_rx/src/uart_byte_rx_tb.v line 87
# End time: 18:16:29 on Aug 25,2023, Elapsed time: 4:11:22
# Errors: 0, Warnings: 0
