Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 28 21:50:55 2021
| Host         : DESKTOP-2TT0HVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.571        0.000                      0                  880        0.115        0.000                      0                  880        4.500        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.571        0.000                      0                  880        0.115        0.000                      0                  880        4.500        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.318ns (26.750%)  route 3.609ns (73.250%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.403    10.016    sd_card0_n_16
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.421    14.792    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[0]/C
                         clock pessimism              0.259    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y74         FDRE (Setup_fdre_C_R)       -0.429    14.587    sd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.318ns (26.750%)  route 3.609ns (73.250%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.403    10.016    sd_card0_n_16
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.421    14.792    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[1]/C
                         clock pessimism              0.259    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y74         FDRE (Setup_fdre_C_R)       -0.429    14.587    sd_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.318ns (26.750%)  route 3.609ns (73.250%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.403    10.016    sd_card0_n_16
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.421    14.792    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  sd_counter_reg[2]/C
                         clock pessimism              0.259    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y74         FDRE (Setup_fdre_C_R)       -0.429    14.587    sd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.318ns (26.928%)  route 3.577ns (73.072%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.371     9.983    sd_card0_n_16
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[3]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X48Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.318ns (26.928%)  route 3.577ns (73.072%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.371     9.983    sd_card0_n_16
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[4]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X48Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.318ns (26.928%)  route 3.577ns (73.072%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.371     9.983    sd_card0_n_16
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X48Y73         FDRE                                         r  sd_counter_reg[5]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X48Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.318ns (26.952%)  route 3.572ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.366     9.979    sd_card0_n_16
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[6]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.318ns (26.952%)  route 3.572ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.366     9.979    sd_card0_n_16
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[7]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.318ns (26.952%)  route 3.572ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.366     9.979    sd_card0_n_16
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[8]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 dlab_cur_eight_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.318ns (26.952%)  route 3.572ns (73.048%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.537     5.088    clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  dlab_cur_eight_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  dlab_cur_eight_reg[48]/Q
                         net (fo=3, routed)           1.099     6.607    p_0_out[56]
    SLICE_X53Y75         LUT4 (Prop_lut4_I0_O)        0.325     6.932 r  sd_counter[9]_i_16/O
                         net (fo=1, routed)           0.842     7.774    sd_counter[9]_i_16_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.100 r  sd_counter[9]_i_12/O
                         net (fo=1, routed)           0.962     9.062    sd_counter[9]_i_12_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  sd_counter[9]_i_7/O
                         net (fo=1, routed)           0.303     9.488    sd_card0/sd_counter_reg[9]_3
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.612 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=10, routed)          0.366     9.979    sd_card0_n_16
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sd_counter_reg[9]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429    14.589    sd_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dlab_cur_eight_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dlab_cur_eight_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.550     1.463    clk_IBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  dlab_cur_eight_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  dlab_cur_eight_reg[28]/Q
                         net (fo=2, routed)           0.063     1.668    p_0_out[36]
    SLICE_X52Y73         FDSE                                         r  dlab_cur_eight_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.817     1.976    clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  dlab_cur_eight_reg[36]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X52Y73         FDSE (Hold_fdse_C_D)         0.076     1.552    dlab_cur_eight_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sd_card0/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.980    sd_card0/CLK
    SLICE_X55Y65         FDRE                                         r  sd_card0/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     2.121 r  sd_card0/bit_counter_reg[0]/Q
                         net (fo=6, routed)           0.076     2.197    sd_card0/bit_counter_reg_n_0_[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.242 r  sd_card0/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    sd_card0/bit_counter[2]_i_1_n_0
    SLICE_X54Y65         FDRE                                         r  sd_card0/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X54Y65         FDRE                                         r  sd_card0/bit_counter_reg[2]/C
                         clock pessimism             -0.631     1.993    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.121     2.114    sd_card0/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sd_card0/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.980    sd_card0/CLK
    SLICE_X55Y65         FDRE                                         r  sd_card0/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     2.121 r  sd_card0/bit_counter_reg[0]/Q
                         net (fo=6, routed)           0.078     2.199    sd_card0/bit_counter_reg_n_0_[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.244 r  sd_card0/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.244    sd_card0/bit_counter[1]_i_1_n_0
    SLICE_X54Y65         FDRE                                         r  sd_card0/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X54Y65         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
                         clock pessimism             -0.631     1.993    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.120     2.113    sd_card0/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dlab_cur_eight_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dlab_cur_eight_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.550     1.463    clk_IBUF_BUFG
    SLICE_X53Y73         FDRE                                         r  dlab_cur_eight_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  dlab_cur_eight_reg[17]/Q
                         net (fo=3, routed)           0.103     1.708    p_0_out[25]
    SLICE_X52Y73         FDRE                                         r  dlab_cur_eight_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.817     1.976    clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  dlab_cur_eight_reg[25]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.085     1.561    dlab_cur_eight_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.861%)  route 0.096ns (34.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.980    sd_card0/CLK
    SLICE_X51Y63         FDSE                                         r  sd_card0/cmd_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDSE (Prop_fdse_C_Q)         0.141     2.121 r  sd_card0/cmd_out_reg[21]/Q
                         net (fo=1, routed)           0.096     2.218    sd_card0/cmd_out[21]
    SLICE_X52Y64         LUT4 (Prop_lut4_I2_O)        0.045     2.263 r  sd_card0/cmd_out[22]_i_1/O
                         net (fo=1, routed)           0.000     2.263    sd_card0/cmd_out[22]_i_1_n_0
    SLICE_X52Y64         FDSE                                         r  sd_card0/cmd_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.625    sd_card0/CLK
    SLICE_X52Y64         FDSE                                         r  sd_card0/cmd_out_reg[22]/C
                         clock pessimism             -0.630     1.995    
    SLICE_X52Y64         FDSE (Hold_fdse_C_D)         0.121     2.116    sd_card0/cmd_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.559     1.979    sd_card0/CLK
    SLICE_X53Y66         FDRE                                         r  sd_card0/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  sd_card0/recv_data_reg[0]/Q
                         net (fo=9, routed)           0.099     2.220    sd_card0/p_0_in[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I1_O)        0.045     2.265 r  sd_card0/c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    sd_card0/c_state[2]_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  sd_card0/c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.827     2.623    sd_card0/CLK
    SLICE_X52Y66         FDRE                                         r  sd_card0/c_state_reg[2]/C
                         clock pessimism             -0.631     1.992    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.120     2.112    sd_card0/c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.550     1.463    lcd0/clk_IBUF_BUFG
    SLICE_X39Y70         FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.059     1.650    lcd0/icode_reg_n_0_[3]
    SLICE_X38Y70         FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.817     1.975    lcd0/clk_IBUF_BUFG
    SLICE_X38Y70         FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.007     1.483    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 char_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  char_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  char_counter_reg[5]/Q
                         net (fo=8, routed)           0.088     1.698    char_counter_reg[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  row_A[61]_i_1/O
                         net (fo=1, routed)           0.000     1.743    row_A[61]_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  row_A_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.822     1.981    clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  row_A_reg[61]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.092     1.573    row_A_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.552     1.465    lcd0/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.112     1.718    lcd0/tcode[1]
    SLICE_X43Y69         FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.819     1.977    lcd0/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070     1.548    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.550     1.463    lcd0/clk_IBUF_BUFG
    SLICE_X39Y70         FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.110     1.714    lcd0/icode_reg_n_0_[2]
    SLICE_X38Y69         FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.817     1.976    lcd0/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.497     1.478    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.064     1.542    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y71    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72    P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y61    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    blk_addr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    blk_addr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y64    blk_addr_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X50Y64    blk_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61    blk_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61    blk_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    blk_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    blk_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71    P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61    blk_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    blk_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    blk_addr_reg[10]/C



