/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  reg [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [32:0] celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[61] | in_data[52]);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[0] | celloutsig_0_9z);
  assign celloutsig_0_14z = ~(celloutsig_0_10z[1] | celloutsig_0_10z[25]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[0] | in_data[135]);
  assign celloutsig_0_3z = { celloutsig_0_2z[5:0], celloutsig_0_1z } + { celloutsig_0_2z[6:1], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_10z[7:4], celloutsig_0_6z } + { celloutsig_0_10z[13:4], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z };
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_1_8z[11:3], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_17z[32:29], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z } & { celloutsig_1_15z[9:1], celloutsig_1_9z };
  assign celloutsig_0_8z = { celloutsig_0_3z[2:0], celloutsig_0_5z } & { celloutsig_0_6z[4:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[93:69], celloutsig_0_9z, celloutsig_0_1z } & { in_data[29:18], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[154:152] & in_data[159:157];
  assign celloutsig_1_3z = in_data[102:98] & { in_data[134:131], celloutsig_1_1z };
  assign celloutsig_1_14z = _00_[8:0] == { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[39:28], celloutsig_0_0z } == in_data[74:62];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } > { celloutsig_1_3z[4:1], celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_7z[2], celloutsig_1_7z, celloutsig_1_9z } <= { celloutsig_1_8z[5:0], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_1z = celloutsig_1_0z <= in_data[163:161];
  assign celloutsig_1_2z = in_data[105:103] <= in_data[165:163];
  assign celloutsig_1_10z = { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } && { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_5z = celloutsig_1_3z && in_data[160:156];
  assign celloutsig_1_17z = { celloutsig_1_7z[2:1], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_15z } % { 1'h1, celloutsig_1_15z[4:2], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_3z[3:1] % { 1'h1, celloutsig_0_4z[8:7] };
  assign celloutsig_1_9z = { celloutsig_1_3z[2:0], celloutsig_1_2z } * celloutsig_1_8z[7:4];
  assign celloutsig_0_7z = celloutsig_0_5z * celloutsig_0_2z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_4z[8:0], celloutsig_0_14z } * celloutsig_0_4z[10:1];
  assign celloutsig_1_13z = celloutsig_1_2z ? celloutsig_1_8z[9:5] : _00_[4:0];
  assign celloutsig_1_16z = celloutsig_1_8z[13] ? in_data[112:108] : { celloutsig_1_7z[1], celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_9z = ~^ celloutsig_0_4z[9:3];
  assign celloutsig_0_25z = celloutsig_0_16z[10:3] >> celloutsig_0_4z[8:1];
  assign celloutsig_1_7z = { celloutsig_1_3z[2], celloutsig_1_1z, celloutsig_1_2z } >> { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[120:117], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_3z[3:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_2z[5:2], celloutsig_0_2z };
  assign celloutsig_1_15z = { _00_[9:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_14z } <<< { in_data[128:120], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_15z[6:2], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z } - { celloutsig_1_17z[14], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[9:6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[149:128], out_data[108:96], out_data[41:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
