
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002776                       # Number of seconds simulated
sim_ticks                                  2775612000                       # Number of ticks simulated
final_tick                                 2775612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180770                       # Simulator instruction rate (inst/s)
host_op_rate                                   363054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38710084                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449720                       # Number of bytes of host memory used
host_seconds                                    71.70                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             372160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31174386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         102907755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134082141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31174386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31174386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          69174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                69174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          69174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31174386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        102907755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134151315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003040954500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        840                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 368704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  372224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2775610000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.753535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   259.320407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   367.530886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          241     24.34%     24.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          229     23.13%     47.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92      9.29%     56.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      5.96%     62.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      5.25%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      7.78%     75.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      3.54%     79.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.12%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          184     18.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.387755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.434948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.985673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             38     77.55%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6     12.24%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      2.04%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      2.04%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39     79.59%     79.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      6.12%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     10.20%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29929255.241726871580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 102907755.118510812521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18515556.208864931017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50295500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    150637750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  62423528750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37173.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33752.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  74313724.70                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     92914500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               200933250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16128.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34878.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       132.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     619                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     417008.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4491060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2364285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24118920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2307240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             49053060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1786080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       190149720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20864160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        529407840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              870025725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            313.453655                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2663175500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2221000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2192058500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     54334000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90781250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    416977250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1392765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17007480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43121640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       172233480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25834080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        539062980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              847958265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            305.503170                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2674972750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3535000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2229988250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     67275250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      79164250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    377709250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  593654                       # Number of BP lookups
system.cpu.branchPred.condPredicted            593654                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18148                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               483268                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                485                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          483268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             320115                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           163153                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3946                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5199455                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499387                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1452                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           144                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1230245                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5551225                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1277083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13367051                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      593654                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             412259                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4172601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          153                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1230196                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2592                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5468372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.912872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.538832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1579335     28.88%     28.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25002      0.46%     29.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   238146      4.35%     33.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   202629      3.71%     37.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60175      1.10%     38.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369596      6.76%     45.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    43377      0.79%     46.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193610      3.54%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2756502     50.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5468372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.106941                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.407946                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1243981                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                359983                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3827240                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18930                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18238                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26708777                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18238                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1265485                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  140313                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4887                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3822873                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                216576                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26591752                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2592                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11268                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    209                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 199611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29326435                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55783786                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19288632                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27226454                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   644744                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                150                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     93776                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5137333                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504047                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148582                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42062                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26446425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 227                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26335957                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             23697                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          414760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       753242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            163                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5468372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.816051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.446536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              427018      7.81%      7.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178491      3.26%     11.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              472283      8.64%     19.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              461630      8.44%     28.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              841191     15.38%     43.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              743944     13.60%     57.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              693621     12.68%     69.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              619752     11.33%     81.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1030442     18.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5468372                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43777      3.75%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            600001     51.46%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           489996     42.03%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    940      0.08%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   790      0.07%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30261      2.60%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               85      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15545      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8911801     33.84%     33.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40071      0.15%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.01%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282489     16.26%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  717      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81485      0.31%     50.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1742      0.01%     50.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960945     11.24%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                684      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310005      8.77%     70.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30016      0.11%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.90%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               854888      3.25%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349526      1.33%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263647     16.19%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150739      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26335957                       # Type of FU issued
system.cpu.iq.rate                           4.744170                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1165882                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044270                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18203953                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6753361                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6323383                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41125912                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20108132                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19890947                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6363372                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21122922                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428966                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       144215                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9473                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10007                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18238                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   99580                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5467                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26446652                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1606                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5137333                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504047                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                148                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    645                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4388                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12655                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7818                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20473                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26278771                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5074344                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57186                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5573723                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   548853                       # Number of branches executed
system.cpu.iew.exec_stores                     499379                       # Number of stores executed
system.cpu.iew.exec_rate                     4.733869                       # Inst execution rate
system.cpu.iew.wb_sent                       26219631                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26214330                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16456112                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25034632                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.722260                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657334                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          414777                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18170                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5401572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.819318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.752704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       509022      9.42%      9.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       377582      6.99%     16.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       560946     10.38%     26.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       149583      2.77%     29.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       877699     16.25%     45.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       435990      8.07%     53.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531657      9.84%     63.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       469764      8.70%     72.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1489329     27.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5401572                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1489329                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30358911                       # The number of ROB reads
system.cpu.rob.rob_writes                    52960562                       # The number of ROB writes
system.cpu.timesIdled                             775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.428281                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.428281                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.334917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.334917                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18847935                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5459345                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27113878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19739940                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2298067                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3696512                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6659794                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3730.390156                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.333333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3730.390156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.455370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.455370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4437                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.542603                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10511061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10511061                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4745348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4745348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492178                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5237526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5237526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5237526                       # number of overall hits
system.cpu.dcache.overall_hits::total         5237526                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13373                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15773                       # number of overall misses
system.cpu.dcache.overall_misses::total         15773                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    699171500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    699171500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    159864999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    159864999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    859036499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    859036499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    859036499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    859036499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4758721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4758721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5253299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5253299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5253299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5253299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002810                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52282.322590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52282.322590                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66610.416250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66610.416250                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54462.467444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54462.467444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54462.467444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54462.467444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.295858                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11307                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11310                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2066                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4463                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    157323999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157323999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    291266999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    291266999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    291266999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    291266999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000850                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64832.042594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64832.042594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65633.708385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65633.708385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65262.603406                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65262.603406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65262.603406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65262.603406                       # average overall mshr miss latency
system.cpu.dcache.replacements                     18                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.692065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              397038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            472.102259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.692065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2461742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2461742                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1228387                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1228387                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1228387                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1228387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1228387                       # number of overall hits
system.cpu.icache.overall_hits::total         1228387                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1808                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1808                       # number of overall misses
system.cpu.icache.overall_misses::total          1808                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118223499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118223499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118223499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118223499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118223499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118223499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1230195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1230195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1230195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1230195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1230195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1230195                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001470                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001470                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65389.103429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65389.103429                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65389.103429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65389.103429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65389.103429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65389.103429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          841                       # number of writebacks
system.cpu.icache.writebacks::total               841                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          455                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          455                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93511499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93511499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93511499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93511499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93511499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93511499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001100                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69114.189948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69114.189948                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69114.189948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69114.189948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69114.189948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69114.189948                       # average overall mshr miss latency
system.cpu.icache.replacements                    841                       # number of replacements
system.membus.snoop_filter.tot_requests          6675                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2775612000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          841                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2397                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2397                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2066                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       285824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  426176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5816                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045380                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5804     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5816                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10879500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7171998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23537750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
