

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.139 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    161|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U373  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_15_fu_168_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln21_fu_162_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln23_fu_206_p2  |      icmp|   0|  0|  32|          25|           1|
    |output_4_fu_212_p3   |    select|   0|  0|  24|           1|          24|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  78|          32|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_12_fu_62          |   9|          2|    3|          6|
    |output_1_fu_74      |   9|          2|   24|         48|
    |output_2_fu_70      |   9|          2|   24|         48|
    |output_3_fu_66      |   9|          2|   24|         48|
    |output_fu_78        |   9|          2|   24|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         14|  103|        206|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_12_fu_62      |   3|   0|    3|          0|
    |output_1_fu_74  |  24|   0|   24|          0|
    |output_2_fu_70  |  24|   0|   24|          0|
    |output_3_fu_66  |  24|   0|   24|          0|
    |output_fu_78    |  24|   0|   24|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 101|   0|  101|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1|  return value|
|net_load_reload           |   in|   25|     ap_none|                                    net_load_reload|        scalar|
|net_1_load_reload         |   in|   25|     ap_none|                                  net_1_load_reload|        scalar|
|net_2_load_reload         |   in|   25|     ap_none|                                  net_2_load_reload|        scalar|
|net_3_load_reload         |   in|   25|     ap_none|                                  net_3_load_reload|        scalar|
|output_load_out           |  out|   24|      ap_vld|                                    output_load_out|       pointer|
|output_load_out_ap_vld    |  out|    1|      ap_vld|                                    output_load_out|       pointer|
|output_1_load_out         |  out|   24|      ap_vld|                                  output_1_load_out|       pointer|
|output_1_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_1_load_out|       pointer|
|output_2_load_out         |  out|   24|      ap_vld|                                  output_2_load_out|       pointer|
|output_2_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_2_load_out|       pointer|
|output_3_load_out         |  out|   24|      ap_vld|                                  output_3_load_out|       pointer|
|output_3_load_out_ap_vld  |  out|    1|      ap_vld|                                  output_3_load_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [../activations.h:21->../layer.h:157]   --->   Operation 4 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%net_3_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_3_load_reload"   --->   Operation 5 'read' 'net_3_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%net_2_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_2_load_reload"   --->   Operation 6 'read' 'net_2_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%net_1_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_1_load_reload"   --->   Operation 7 'read' 'net_1_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%net_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_load_reload"   --->   Operation 8 'read' 'net_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_3 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 9 'alloca' 'output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_2 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 10 'alloca' 'output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_1 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 11 'alloca' 'output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 12 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln21 = store i3 0, i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 17 'store' 'store_ln21' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [../activations.h:21->../layer.h:157]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%icmp_ln21 = icmp_eq  i3 %i, i3 4" [../activations.h:21->../layer.h:157]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%i_15 = add i3 %i, i3 1" [../activations.h:21->../layer.h:157]   --->   Operation 21 'add' 'i_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split, void %_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit" [../activations.h:21->../layer.h:157]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %i" [../activations.h:21->../layer.h:157]   --->   Operation 23 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:21->../layer.h:157]   --->   Operation 24 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../activations.h:21->../layer.h:157]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [../activations.h:21->../layer.h:157]   --->   Operation 26 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%tmp_7 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %net_load_reload_read, i2 1, i25 %net_1_load_reload_read, i2 2, i25 %net_2_load_reload_read, i2 3, i25 %net_3_load_reload_read, i25 0, i2 %trunc_ln21" [../activations.h:23->../layer.h:157]   --->   Operation 27 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i25 %tmp_7" [../activations.h:23->../layer.h:157]   --->   Operation 28 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp_sgt  i25 %tmp_7, i25 0" [../activations.h:23->../layer.h:157]   --->   Operation 29 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.43ns)   --->   "%output_4 = select i1 %icmp_ln23, i24 %trunc_ln23, i24 0" [../activations.h:23->../layer.h:157]   --->   Operation 30 'select' 'output_4' <Predicate = (!icmp_ln21)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "%switch_ln23 = switch i2 %trunc_ln21, void %call6.0.0.0.i39.case.3, i2 0, void %call6.0.0.0.i39.case.0, i2 1, void %call6.0.0.0.i39.case.1, i2 2, void %call6.0.0.0.i39.case.2" [../activations.h:23->../layer.h:157]   --->   Operation 31 'switch' 'switch_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_2" [../activations.h:23->../layer.h:157]   --->   Operation 32 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 2)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 33 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_1" [../activations.h:23->../layer.h:157]   --->   Operation 34 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 1)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 35 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output" [../activations.h:23->../layer.h:157]   --->   Operation 36 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 0)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 37 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_3" [../activations.h:23->../layer.h:157]   --->   Operation 38 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 3)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 39 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln21 = store i3 %i_15, i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 40 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [../activations.h:21->../layer.h:157]   --->   Operation 41 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_load = load i24 %output" [../layer.h:157]   --->   Operation 42 'load' 'output_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_1_load = load i24 %output_1" [../layer.h:157]   --->   Operation 43 'load' 'output_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_2_load = load i24 %output_2" [../layer.h:157]   --->   Operation 44 'load' 'output_2_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_3_load = load i24 %output_3" [../layer.h:157]   --->   Operation 45 'load' 'output_3_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_load_out, i24 %output_load" [../layer.h:157]   --->   Operation 46 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_1_load_out, i24 %output_1_load" [../layer.h:157]   --->   Operation 47 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_2_load_out, i24 %output_2_load" [../layer.h:157]   --->   Operation 48 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_3_load_out, i24 %output_3_load" [../layer.h:157]   --->   Operation 49 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_1_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_2_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_3_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_3_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_12                   (alloca           ) [ 01]
net_3_load_reload_read (read             ) [ 00]
net_2_load_reload_read (read             ) [ 00]
net_1_load_reload_read (read             ) [ 00]
net_load_reload_read   (read             ) [ 00]
output_3               (alloca           ) [ 01]
output_2               (alloca           ) [ 01]
output_1               (alloca           ) [ 01]
output                 (alloca           ) [ 01]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln21             (store            ) [ 00]
br_ln21                (br               ) [ 00]
i                      (load             ) [ 00]
icmp_ln21              (icmp             ) [ 01]
i_15                   (add              ) [ 00]
br_ln21                (br               ) [ 00]
trunc_ln21             (trunc            ) [ 01]
specpipeline_ln21      (specpipeline     ) [ 00]
speclooptripcount_ln21 (speclooptripcount) [ 00]
specloopname_ln21      (specloopname     ) [ 00]
tmp_7                  (sparsemux        ) [ 00]
trunc_ln23             (trunc            ) [ 00]
icmp_ln23              (icmp             ) [ 00]
output_4               (select           ) [ 00]
switch_ln23            (switch           ) [ 00]
store_ln23             (store            ) [ 00]
br_ln23                (br               ) [ 00]
store_ln23             (store            ) [ 00]
br_ln23                (br               ) [ 00]
store_ln23             (store            ) [ 00]
br_ln23                (br               ) [ 00]
store_ln23             (store            ) [ 00]
br_ln23                (br               ) [ 00]
store_ln21             (store            ) [ 00]
br_ln21                (br               ) [ 00]
output_load            (load             ) [ 00]
output_1_load          (load             ) [ 00]
output_2_load          (load             ) [ 00]
output_3_load          (load             ) [ 00]
write_ln157            (write            ) [ 00]
write_ln157            (write            ) [ 00]
write_ln157            (write            ) [ 00]
write_ln157            (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_load_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_load_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_1_load_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_1_load_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_2_load_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_2_load_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="net_3_load_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_3_load_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_load_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_load_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2_load_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_load_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="net_3_load_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="25" slack="0"/>
<pin id="84" dir="0" index="1" bw="25" slack="0"/>
<pin id="85" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_3_load_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="net_2_load_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="25" slack="0"/>
<pin id="90" dir="0" index="1" bw="25" slack="0"/>
<pin id="91" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_2_load_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="net_1_load_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="25" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_1_load_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="net_load_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="0" index="1" bw="25" slack="0"/>
<pin id="103" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_load_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln157_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="0" index="2" bw="24" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln157_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="24" slack="0"/>
<pin id="116" dir="0" index="2" bw="24" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln157_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln157_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="24" slack="0"/>
<pin id="130" dir="0" index="2" bw="24" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="24" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln21_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln21_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_15_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln21_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="25" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="0" index="2" bw="25" slack="0"/>
<pin id="182" dir="0" index="3" bw="2" slack="0"/>
<pin id="183" dir="0" index="4" bw="25" slack="0"/>
<pin id="184" dir="0" index="5" bw="2" slack="0"/>
<pin id="185" dir="0" index="6" bw="25" slack="0"/>
<pin id="186" dir="0" index="7" bw="2" slack="0"/>
<pin id="187" dir="0" index="8" bw="25" slack="0"/>
<pin id="188" dir="0" index="9" bw="25" slack="0"/>
<pin id="189" dir="0" index="10" bw="2" slack="0"/>
<pin id="190" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln23_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="25" slack="0"/>
<pin id="204" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln23_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="25" slack="0"/>
<pin id="208" dir="0" index="1" bw="25" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="24" slack="0"/>
<pin id="216" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln23_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln23_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln23_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln23_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="24" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln21_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="output_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="output_1_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_1_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="output_2_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_2_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="output_3_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_3_load/1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_12_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="268" class="1005" name="output_3_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="output_3 "/>
</bind>
</comp>

<comp id="275" class="1005" name="output_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="output_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="output_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="output_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="output_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="0"/>
<pin id="291" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="100" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="195"><net_src comp="94" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="197"><net_src comp="88" pin="2"/><net_sink comp="178" pin=6"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="199"><net_src comp="82" pin="2"/><net_sink comp="178" pin=8"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="201"><net_src comp="174" pin="1"/><net_sink comp="178" pin=10"/></net>

<net id="205"><net_src comp="178" pin="11"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="178" pin="11"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="212" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="212" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="212" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="168" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="264"><net_src comp="62" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="271"><net_src comp="66" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="278"><net_src comp="70" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="285"><net_src comp="74" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="292"><net_src comp="78" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_load_out | {1 }
	Port: output_1_load_out | {1 }
	Port: output_2_load_out | {1 }
	Port: output_3_load_out | {1 }
 - Input state : 
	Port: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 : net_load_reload | {1 }
	Port: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 : net_1_load_reload | {1 }
	Port: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 : net_2_load_reload | {1 }
	Port: forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1 : net_3_load_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln21 : 1
		i : 1
		icmp_ln21 : 2
		i_15 : 2
		br_ln21 : 3
		trunc_ln21 : 2
		tmp_7 : 3
		trunc_ln23 : 4
		icmp_ln23 : 4
		output_4 : 5
		switch_ln23 : 3
		store_ln23 : 6
		store_ln23 : 6
		store_ln23 : 6
		store_ln23 : 6
		store_ln21 : 3
		output_load : 1
		output_1_load : 1
		output_2_load : 1
		output_3_load : 1
		write_ln157 : 2
		write_ln157 : 2
		write_ln157 : 2
		write_ln157 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln21_fu_162         |    0    |    10   |
|          |          icmp_ln23_fu_206         |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|  select  |          output_4_fu_212          |    0    |    24   |
|----------|-----------------------------------|---------|---------|
| sparsemux|            tmp_7_fu_178           |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|    add   |            i_15_fu_168            |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|          | net_3_load_reload_read_read_fu_82 |    0    |    0    |
|   read   | net_2_load_reload_read_read_fu_88 |    0    |    0    |
|          | net_1_load_reload_read_read_fu_94 |    0    |    0    |
|          |  net_load_reload_read_read_fu_100 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      write_ln157_write_fu_106     |    0    |    0    |
|   write  |      write_ln157_write_fu_113     |    0    |    0    |
|          |      write_ln157_write_fu_120     |    0    |    0    |
|          |      write_ln157_write_fu_127     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln21_fu_174         |    0    |    0    |
|          |         trunc_ln23_fu_202         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    96   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  i_12_reg_261  |    3   |
|output_1_reg_282|   24   |
|output_2_reg_275|   24   |
|output_3_reg_268|   24   |
| output_reg_289 |   24   |
+----------------+--------+
|      Total     |   99   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   96   |
+-----------+--------+--------+
