--- a/drivers/net/dsa/mt7530.c
+++ b/drivers/net/dsa/mt7530.c
@@ -1164,11 +1164,11 @@ mt7530_port_bridge_flags(struct dsa_swit
 			 struct netlink_ext_ack *extack)
 {
 	struct mt7530_priv *priv = ds->priv;
-
+#if 0
 	if (flags.mask & BR_LEARNING)
 		mt7530_rmw(priv, MT7530_PSC_P(port), SA_DIS,
 			   flags.val & BR_LEARNING ? 0 : SA_DIS);
-
+#endif
 	if (flags.mask & BR_FLOOD)
 		mt7530_rmw(priv, MT7530_MFC, UNU_FFP(BIT(port)),
 			   flags.val & BR_FLOOD ? UNU_FFP(BIT(port)) : 0);
@@ -2093,7 +2093,7 @@ mt7530_setup(struct dsa_switch *ds)
 		return -EINVAL;
 	}
 
-	ds->assisted_learning_on_cpu_port = true;
+	//ds->assisted_learning_on_cpu_port = true;
 	ds->mtu_enforcement_ingress = true;
 
 	if (priv->id == ID_MT7530) {
@@ -2165,7 +2165,7 @@ mt7530_setup(struct dsa_switch *ds)
 			   PCR_MATRIX_CLR);
 
 		/* Disable learning by default on all ports */
-		mt7530_set(priv, MT7530_PSC_P(i), SA_DIS);
+		//mt7530_set(priv, MT7530_PSC_P(i), SA_DIS);
 
 		if (dsa_is_cpu_port(ds, i)) {
 			ret = mt753x_cpu_port_enable(ds, i);
@@ -2339,7 +2339,7 @@ mt7531_setup(struct dsa_switch *ds)
 			   PCR_MATRIX_CLR);
 
 		/* Disable learning by default on all ports */
-		mt7530_set(priv, MT7530_PSC_P(i), SA_DIS);
+		//mt7530_set(priv, MT7530_PSC_P(i), SA_DIS);
 
 		mt7530_set(priv, MT7531_DBG_CNT(i), MT7531_DIS_CLR);
 
@@ -2365,7 +2365,7 @@ mt7531_setup(struct dsa_switch *ds)
 	if (ret)
 		return ret;
 
-	ds->assisted_learning_on_cpu_port = true;
+	//ds->assisted_learning_on_cpu_port = true;
 	ds->mtu_enforcement_ingress = true;
 
 	/* Flush the FDB table */
