{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 21:20:42 2010 " "Info: Processing started: Wed Mar 03 21:20:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off CacheMoney -c CacheMoney " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CacheMoney -c CacheMoney" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "Register32bit/Register32bit.vwf " "Info: Using vector source file \"Register32bit/Register32bit.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "Register32bit.vwf CacheMoney.sim_ori.vwf " "Info: A backup of Register32bit.vwf called CacheMoney.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[5\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[5\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[6\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[6\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[7\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[7\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[10\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[10\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[11\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[11\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[13\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[13\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[14\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[14\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[20\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[20\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[21\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[21\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[24\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[24\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[26\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[26\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[28\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[28\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[30\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[30\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[31\]~reg0 270.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register \"\|Register32bit\|Q\[31\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[0\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[4\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[4\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[8\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[8\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[16\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[16\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[17\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[17\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Register32bit\|Q\[18\]~reg0 810.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 810.0 ns on register \"\|Register32bit\|Q\[18\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     82.83 % " "Info: Simulation coverage is      82.83 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "461 " "Info: Number of transitions in simulation is 461" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Register32bit.vwf " "Info: Vector file Register32bit.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 20 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Peak virtual memory: 115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 21:20:44 2010 " "Info: Processing ended: Wed Mar 03 21:20:44 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
