#---------------------------------------------------
# CACE format 4.0 characterization file /workspaces/DC23-LTC2-LDO/LDO/scripts/ic-makefile/samples/cace-tests/inv/cace/inv_results.txt
#---------------------------------------------------

name:		inv
description:	Simple inverter example
commit:		N/A
PDK:		sky130A
foundry:	SkyWater
cace_format:	4.0
authorship {
	designer:	Aquiles Viza
	company:	Chip Usm
	creation_date:	March 3, 2024
	modification_date:	March 13, 2024 at 05:21am
	license:	Apache 2.0
}

# Paths to various files

paths {
	root:		..
	documentation:	doc
	schematic:	xschem
	layout:		gds
	magic:		mag
	netlist:	netlist
	testbench:	cace
	simulation:	ngspice
	plots:		plots
	logs:		ngspice/log
}

# Project dependencies

dependencies {
}

# Pin names and descriptions

pins {
	name:		vdd
	description:	Positive analog power supply
	type:		power
	direction:	inout
	Vmin:		3.0
	Vmax:		3.6

	+
	name:		vss
	description:	Analog ground
	type:		ground
	direction:	inout
	Vmin:		-0.3
	Vmax:		0.3

	+
	name:		in
	description:	Inverter voltage input
	type:		signal
	direction:	input
	Vmin:		vss
	Vmax:		vdd

	+
	name:		out
	description:	Inverter voltage output
	type:		signal
	direction:	output
	Vmin:		vss
	Vmax:		vdd
}

# Default values for electrical parameter measurement conditions
# if not otherwise specified

default_conditions {
	name:		vvdd
	description:	Analog power supply voltage
	display:	vdd
	unit:		V
	typical:	3.3

	+
	name:		vvss
	description:	Analog ground
	display:	vss
	unit:		V
	typical:	0

	+
	name:		rout
	description:	Output load resistance
	display:	rload
	unit:		M{ohms}
	typical:	100

	+
	name:		cout
	description:	Output load capatitance
	display:	cload
	unit:		fF
	maximum:	100

	+
	name:		in
	description:	Voltage input
	display:	vin
	unit:		V
	typical:	3.3

	+
	name:		out
	description:	Voltage output
	display:	vout
	unit:		V
	typical:	0

	+
	name:		temperature
	description:	Ambient temperature
	display:	Temp
	unit:		{degrees}C
	minimum:	-40
	typical:	27
	maximum:	130

	+
	name:		corner
	description:	Process corner
	display:	Corner
	minimum:	ss
	typical:	tt
	maximum:	ff
}

# List of electrical parameters to be measured and their specified limits

electrical_parameters {
	name:		idd_enabled
	status:		active
	description:	Current draw through analog supply, DAC enabled
	display:	idd
	unit:		{micro}A
	spec {
		minimum:	0
		typical:	800
		maximum:	1500
	}
	results {
		name:		schematic
		minimum:	0 pass
		typical:	748 pass
		maximum:	1496 pass
	}
	simulate {
		tool:		ngspice
		template:	dccurrent_vdd.spice
		format:		ascii .data null result
	}
	conditions {
		name:		vvdd
		typical:	3.3

		+
		name:		temperature
		typical:	27

		+
		name:		corner
		typical:	tt
	}
	testbenches {
		filename:	ngspice/idd_enabled_1.spice
		conditions {
			corner  tt
			temperature {degrees}C 27
			in V 3.3
			vvss V 0
			rout M{ohms} 100
			vvdd V 3.3
		}
		results {
			-i(vvdd)
			1.49592281e-03
		}
	}
}

# List of physical parameters to be measured and their specified limits

physical_parameters {
	name:		area
	status:		active
	description:	Total circuit layout area
	display:	area
	unit:		{micro}m{squared}
	spec {
		maximum:	50 fail
	}
	evaluate {
		tool:		cace_area
	}
	results {
		name:		schematic
		maximum:	18 pass
	}

	+
	name:		LVS_errors
	status:		active
	description:	LVS errors
	display:	LVS errors
	spec {
		maximum:	0 fail
	}
	evaluate {
		tool:		cace_lvs run_project_lvs.tcl
	}
	results {
		name:		schematic
		maximum:	0 pass
	}

	+
	name:		DRC_errors
	status:		active
	description:	DRC errors
	display:	DRC errors
	spec {
		maximum:	0 fail
	}
	evaluate {
		tool:		cace_drc
	}
	results {
		name:		schematic
	}
}
