Loading plugins phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -d CY8C5888LTI-LP097 -s C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref '1.024V' is connected to terminal 'vminus' of '\ADC:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_20\PSoC5\ADC_DelSig_v3_20.cysch (Instance:DSM)
 * C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.036ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Final Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 Final Code.v -verilog
======================================================================

======================================================================
Compiling:  Final Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 Final Code.v -verilog
======================================================================

======================================================================
Compiling:  Final Code.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Oct 14 14:17:34 2017


======================================================================
Compiling:  Final Code.v
Program  :   vpp
Options  :    -yv2 -q10 Final Code.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Oct 14 14:17:34 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Final Code.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Final Code.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Oct 14 14:17:36 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\codegentemp\Final Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\codegentemp\Final Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Final Code.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Oct 14 14:17:38 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\codegentemp\Final Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\codegentemp\Final Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_Right:Net_1129\
	\QuadDec_Right:Cnt16:Net_82\
	\QuadDec_Right:Cnt16:Net_95\
	\QuadDec_Right:Cnt16:Net_91\
	\QuadDec_Right:Cnt16:Net_102\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Left:Net_1129\
	\QuadDec_Left:Cnt16:Net_82\
	\QuadDec_Left:Cnt16:Net_95\
	\QuadDec_Left:Cnt16:Net_91\
	\QuadDec_Left:Cnt16:Net_102\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_M1:PWMUDB:km_run\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M1:PWMUDB:capt_rising\
	\PWM_M1:PWMUDB:capt_falling\
	\PWM_M1:PWMUDB:trig_rise\
	\PWM_M1:PWMUDB:trig_fall\
	\PWM_M1:PWMUDB:sc_kill\
	\PWM_M1:PWMUDB:min_kill\
	\PWM_M1:PWMUDB:km_tc\
	\PWM_M1:PWMUDB:db_tc\
	\PWM_M1:PWMUDB:dith_sel\
	\PWM_M1:PWMUDB:compare2\
	\PWM_M1:Net_101\
	Net_1028
	Net_1029
	\PWM_M1:PWMUDB:MODULE_1:b_31\
	\PWM_M1:PWMUDB:MODULE_1:b_30\
	\PWM_M1:PWMUDB:MODULE_1:b_29\
	\PWM_M1:PWMUDB:MODULE_1:b_28\
	\PWM_M1:PWMUDB:MODULE_1:b_27\
	\PWM_M1:PWMUDB:MODULE_1:b_26\
	\PWM_M1:PWMUDB:MODULE_1:b_25\
	\PWM_M1:PWMUDB:MODULE_1:b_24\
	\PWM_M1:PWMUDB:MODULE_1:b_23\
	\PWM_M1:PWMUDB:MODULE_1:b_22\
	\PWM_M1:PWMUDB:MODULE_1:b_21\
	\PWM_M1:PWMUDB:MODULE_1:b_20\
	\PWM_M1:PWMUDB:MODULE_1:b_19\
	\PWM_M1:PWMUDB:MODULE_1:b_18\
	\PWM_M1:PWMUDB:MODULE_1:b_17\
	\PWM_M1:PWMUDB:MODULE_1:b_16\
	\PWM_M1:PWMUDB:MODULE_1:b_15\
	\PWM_M1:PWMUDB:MODULE_1:b_14\
	\PWM_M1:PWMUDB:MODULE_1:b_13\
	\PWM_M1:PWMUDB:MODULE_1:b_12\
	\PWM_M1:PWMUDB:MODULE_1:b_11\
	\PWM_M1:PWMUDB:MODULE_1:b_10\
	\PWM_M1:PWMUDB:MODULE_1:b_9\
	\PWM_M1:PWMUDB:MODULE_1:b_8\
	\PWM_M1:PWMUDB:MODULE_1:b_7\
	\PWM_M1:PWMUDB:MODULE_1:b_6\
	\PWM_M1:PWMUDB:MODULE_1:b_5\
	\PWM_M1:PWMUDB:MODULE_1:b_4\
	\PWM_M1:PWMUDB:MODULE_1:b_3\
	\PWM_M1:PWMUDB:MODULE_1:b_2\
	\PWM_M1:PWMUDB:MODULE_1:b_1\
	\PWM_M1:PWMUDB:MODULE_1:b_0\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1030
	Net_1027
	\PWM_M1:Net_113\
	\PWM_M1:Net_107\
	\PWM_M1:Net_114\
	\PWM_Grip:PWMUDB:km_run\
	\PWM_Grip:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Grip:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Grip:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Grip:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Grip:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Grip:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Grip:PWMUDB:capt_rising\
	\PWM_Grip:PWMUDB:capt_falling\
	\PWM_Grip:PWMUDB:trig_rise\
	\PWM_Grip:PWMUDB:trig_fall\
	\PWM_Grip:PWMUDB:sc_kill\
	\PWM_Grip:PWMUDB:min_kill\
	\PWM_Grip:PWMUDB:km_tc\
	\PWM_Grip:PWMUDB:db_tc\
	\PWM_Grip:PWMUDB:dith_sel\
	\PWM_Grip:PWMUDB:compare2\
	\PWM_Grip:Net_101\
	Net_1041
	Net_1042
	\PWM_Grip:PWMUDB:MODULE_2:b_31\
	\PWM_Grip:PWMUDB:MODULE_2:b_30\
	\PWM_Grip:PWMUDB:MODULE_2:b_29\
	\PWM_Grip:PWMUDB:MODULE_2:b_28\
	\PWM_Grip:PWMUDB:MODULE_2:b_27\
	\PWM_Grip:PWMUDB:MODULE_2:b_26\
	\PWM_Grip:PWMUDB:MODULE_2:b_25\
	\PWM_Grip:PWMUDB:MODULE_2:b_24\
	\PWM_Grip:PWMUDB:MODULE_2:b_23\
	\PWM_Grip:PWMUDB:MODULE_2:b_22\
	\PWM_Grip:PWMUDB:MODULE_2:b_21\
	\PWM_Grip:PWMUDB:MODULE_2:b_20\
	\PWM_Grip:PWMUDB:MODULE_2:b_19\
	\PWM_Grip:PWMUDB:MODULE_2:b_18\
	\PWM_Grip:PWMUDB:MODULE_2:b_17\
	\PWM_Grip:PWMUDB:MODULE_2:b_16\
	\PWM_Grip:PWMUDB:MODULE_2:b_15\
	\PWM_Grip:PWMUDB:MODULE_2:b_14\
	\PWM_Grip:PWMUDB:MODULE_2:b_13\
	\PWM_Grip:PWMUDB:MODULE_2:b_12\
	\PWM_Grip:PWMUDB:MODULE_2:b_11\
	\PWM_Grip:PWMUDB:MODULE_2:b_10\
	\PWM_Grip:PWMUDB:MODULE_2:b_9\
	\PWM_Grip:PWMUDB:MODULE_2:b_8\
	\PWM_Grip:PWMUDB:MODULE_2:b_7\
	\PWM_Grip:PWMUDB:MODULE_2:b_6\
	\PWM_Grip:PWMUDB:MODULE_2:b_5\
	\PWM_Grip:PWMUDB:MODULE_2:b_4\
	\PWM_Grip:PWMUDB:MODULE_2:b_3\
	\PWM_Grip:PWMUDB:MODULE_2:b_2\
	\PWM_Grip:PWMUDB:MODULE_2:b_1\
	\PWM_Grip:PWMUDB:MODULE_2:b_0\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1043
	Net_1040
	\PWM_Grip:Net_113\
	\PWM_Grip:Net_107\
	\PWM_Grip:Net_114\
	\UART:BUART:reset_sr\
	Net_971
	Net_972
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_966
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\ADC:Net_268\
	\ADC:Net_270\
	\IDAC8:Net_157\
	Net_713
	Net_714
	Net_715
	Net_716
	Net_717
	Net_718
	Net_719
	Net_704
	Net_705
	Net_706
	Net_707
	Net_708
	Net_709
	Net_710
	\PWM_M2:PWMUDB:km_run\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M2:PWMUDB:capt_rising\
	\PWM_M2:PWMUDB:capt_falling\
	\PWM_M2:PWMUDB:trig_rise\
	\PWM_M2:PWMUDB:trig_fall\
	\PWM_M2:PWMUDB:sc_kill\
	\PWM_M2:PWMUDB:min_kill\
	\PWM_M2:PWMUDB:km_tc\
	\PWM_M2:PWMUDB:db_tc\
	\PWM_M2:PWMUDB:dith_sel\
	\PWM_M2:PWMUDB:compare2\
	\PWM_M2:Net_101\
	Net_1053
	Net_1054
	\PWM_M2:PWMUDB:MODULE_8:b_31\
	\PWM_M2:PWMUDB:MODULE_8:b_30\
	\PWM_M2:PWMUDB:MODULE_8:b_29\
	\PWM_M2:PWMUDB:MODULE_8:b_28\
	\PWM_M2:PWMUDB:MODULE_8:b_27\
	\PWM_M2:PWMUDB:MODULE_8:b_26\
	\PWM_M2:PWMUDB:MODULE_8:b_25\
	\PWM_M2:PWMUDB:MODULE_8:b_24\
	\PWM_M2:PWMUDB:MODULE_8:b_23\
	\PWM_M2:PWMUDB:MODULE_8:b_22\
	\PWM_M2:PWMUDB:MODULE_8:b_21\
	\PWM_M2:PWMUDB:MODULE_8:b_20\
	\PWM_M2:PWMUDB:MODULE_8:b_19\
	\PWM_M2:PWMUDB:MODULE_8:b_18\
	\PWM_M2:PWMUDB:MODULE_8:b_17\
	\PWM_M2:PWMUDB:MODULE_8:b_16\
	\PWM_M2:PWMUDB:MODULE_8:b_15\
	\PWM_M2:PWMUDB:MODULE_8:b_14\
	\PWM_M2:PWMUDB:MODULE_8:b_13\
	\PWM_M2:PWMUDB:MODULE_8:b_12\
	\PWM_M2:PWMUDB:MODULE_8:b_11\
	\PWM_M2:PWMUDB:MODULE_8:b_10\
	\PWM_M2:PWMUDB:MODULE_8:b_9\
	\PWM_M2:PWMUDB:MODULE_8:b_8\
	\PWM_M2:PWMUDB:MODULE_8:b_7\
	\PWM_M2:PWMUDB:MODULE_8:b_6\
	\PWM_M2:PWMUDB:MODULE_8:b_5\
	\PWM_M2:PWMUDB:MODULE_8:b_4\
	\PWM_M2:PWMUDB:MODULE_8:b_3\
	\PWM_M2:PWMUDB:MODULE_8:b_2\
	\PWM_M2:PWMUDB:MODULE_8:b_1\
	\PWM_M2:PWMUDB:MODULE_8:b_0\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1055
	Net_1052
	\PWM_M2:Net_113\
	\PWM_M2:Net_107\
	\PWM_M2:Net_114\
	\Timer_ULTRASONIC_F:Net_260\
	Net_872
	\Timer_ULTRASONIC_F:Net_53\
	\Timer_ULTRASONIC_F:TimerUDB:ctrl_ten\
	\Timer_ULTRASONIC_F:TimerUDB:ctrl_tmode_1\
	\Timer_ULTRASONIC_F:TimerUDB:ctrl_tmode_0\
	Net_871
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_1\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_1\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_1\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_1\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lti_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gti_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_0\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xneq\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlt\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlte\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgt\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgte\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lt\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gt\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gte\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lte\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:neq\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_1\
	\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_0\
	\Timer_ULTRASONIC_F:TimerUDB:zeros_3\
	\Timer_ULTRASONIC_F:TimerUDB:zeros_2\
	\Timer_ULTRASONIC_F:Net_102\
	\Timer_ULTRASONIC_F:Net_266\
	\Timer_ULTRASONIC_L:Net_260\
	Net_875
	\Timer_ULTRASONIC_L:Net_53\
	\Timer_ULTRASONIC_L:TimerUDB:ctrl_ten\
	\Timer_ULTRASONIC_L:TimerUDB:ctrl_tmode_1\
	\Timer_ULTRASONIC_L:TimerUDB:ctrl_tmode_0\
	Net_874
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lt\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gt\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gte\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lte\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:neq\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\Timer_ULTRASONIC_L:TimerUDB:zeros_3\
	\Timer_ULTRASONIC_L:TimerUDB:zeros_2\
	\Timer_ULTRASONIC_L:Net_102\
	\Timer_ULTRASONIC_L:Net_266\
	\Timer_ULTRASONIC_R:Net_260\
	Net_878
	\Timer_ULTRASONIC_R:Net_53\
	\Timer_ULTRASONIC_R:TimerUDB:ctrl_ten\
	\Timer_ULTRASONIC_R:TimerUDB:ctrl_tmode_1\
	\Timer_ULTRASONIC_R:TimerUDB:ctrl_tmode_0\
	Net_877
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lt\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gt\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gte\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lte\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:neq\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\
	\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\
	\Timer_ULTRASONIC_R:TimerUDB:zeros_3\
	\Timer_ULTRASONIC_R:TimerUDB:zeros_2\
	\Timer_ULTRASONIC_R:Net_102\
	\Timer_ULTRASONIC_R:Net_266\
	\PWM_Lift:PWMUDB:km_run\
	\PWM_Lift:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Lift:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Lift:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Lift:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Lift:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Lift:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Lift:PWMUDB:capt_rising\
	\PWM_Lift:PWMUDB:capt_falling\
	\PWM_Lift:PWMUDB:trig_rise\
	\PWM_Lift:PWMUDB:trig_fall\
	\PWM_Lift:PWMUDB:sc_kill\
	\PWM_Lift:PWMUDB:min_kill\
	\PWM_Lift:PWMUDB:km_tc\
	\PWM_Lift:PWMUDB:db_tc\
	\PWM_Lift:PWMUDB:dith_sel\
	\PWM_Lift:PWMUDB:compare2\
	\PWM_Lift:Net_101\
	Net_1065
	Net_1066
	\PWM_Lift:PWMUDB:MODULE_15:b_31\
	\PWM_Lift:PWMUDB:MODULE_15:b_30\
	\PWM_Lift:PWMUDB:MODULE_15:b_29\
	\PWM_Lift:PWMUDB:MODULE_15:b_28\
	\PWM_Lift:PWMUDB:MODULE_15:b_27\
	\PWM_Lift:PWMUDB:MODULE_15:b_26\
	\PWM_Lift:PWMUDB:MODULE_15:b_25\
	\PWM_Lift:PWMUDB:MODULE_15:b_24\
	\PWM_Lift:PWMUDB:MODULE_15:b_23\
	\PWM_Lift:PWMUDB:MODULE_15:b_22\
	\PWM_Lift:PWMUDB:MODULE_15:b_21\
	\PWM_Lift:PWMUDB:MODULE_15:b_20\
	\PWM_Lift:PWMUDB:MODULE_15:b_19\
	\PWM_Lift:PWMUDB:MODULE_15:b_18\
	\PWM_Lift:PWMUDB:MODULE_15:b_17\
	\PWM_Lift:PWMUDB:MODULE_15:b_16\
	\PWM_Lift:PWMUDB:MODULE_15:b_15\
	\PWM_Lift:PWMUDB:MODULE_15:b_14\
	\PWM_Lift:PWMUDB:MODULE_15:b_13\
	\PWM_Lift:PWMUDB:MODULE_15:b_12\
	\PWM_Lift:PWMUDB:MODULE_15:b_11\
	\PWM_Lift:PWMUDB:MODULE_15:b_10\
	\PWM_Lift:PWMUDB:MODULE_15:b_9\
	\PWM_Lift:PWMUDB:MODULE_15:b_8\
	\PWM_Lift:PWMUDB:MODULE_15:b_7\
	\PWM_Lift:PWMUDB:MODULE_15:b_6\
	\PWM_Lift:PWMUDB:MODULE_15:b_5\
	\PWM_Lift:PWMUDB:MODULE_15:b_4\
	\PWM_Lift:PWMUDB:MODULE_15:b_3\
	\PWM_Lift:PWMUDB:MODULE_15:b_2\
	\PWM_Lift:PWMUDB:MODULE_15:b_1\
	\PWM_Lift:PWMUDB:MODULE_15:b_0\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_31\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_30\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_29\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_28\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_27\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_26\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_25\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_24\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_31\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_30\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_29\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_28\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_27\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_26\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_25\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_24\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_23\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_22\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_21\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_20\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_19\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_18\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_17\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_16\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_15\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_14\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_13\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_12\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_11\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_10\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_9\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_8\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_7\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_6\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_5\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_4\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_3\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_2\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_1\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_0\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_31\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_30\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_29\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_28\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_27\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_26\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_25\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_24\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_23\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_22\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_21\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_20\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_19\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_18\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_17\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_16\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_15\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_14\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_13\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_12\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_11\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_10\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_9\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_8\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_7\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_6\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_5\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_4\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_3\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_2\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1067
	Net_1064
	\PWM_Lift:Net_113\
	\PWM_Lift:Net_107\
	\PWM_Lift:Net_114\

    Synthesized names
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_31\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_30\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_29\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_28\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_27\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_26\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_25\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_24\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_23\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_22\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_21\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_20\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_19\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_18\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_17\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_16\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_15\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_14\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_13\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_12\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_11\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_10\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_9\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_8\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_7\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_6\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_5\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_4\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_3\
	\PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_2\

Deleted 695 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Reset_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Flag_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Buzzer_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Phase_RB_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Phase_RA_net_0 to tmpOE__Reset_net_0
Aliasing \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:underflow\ to \QuadDec_Right:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Right:Cnt16:CounterUDB:tc_i\ to \QuadDec_Right:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Right:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Right:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Right:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Right:Net_1229\ to tmpOE__Reset_net_0
Aliasing tmpOE__Phase_LB_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Phase_LA_net_0 to tmpOE__Reset_net_0
Aliasing \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:underflow\ to \QuadDec_Left:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Left:Cnt16:CounterUDB:tc_i\ to \QuadDec_Left:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Left:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Left:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Left:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Left:Net_1229\ to tmpOE__Reset_net_0
Aliasing tmpOE__M2_Forward_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__M2_Backward_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__M1_Forward_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__M1_Backward_net_0 to tmpOE__Reset_net_0
Aliasing \PWM_M1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_M1:PWMUDB:trig_out\ to tmpOE__Reset_net_0
Aliasing \PWM_M1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_M1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_M1:PWMUDB:final_kill\ to tmpOE__Reset_net_0
Aliasing \PWM_M1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_M1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_M1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_M1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_M1:PWMUDB:reset\ to zero
Aliasing \PWM_M1:PWMUDB:status_6\ to zero
Aliasing \PWM_M1:PWMUDB:status_4\ to zero
Aliasing \PWM_M1:PWMUDB:cmp2\ to zero
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_M1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_M1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_M1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing tmpOE__Echo_L_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Trigger_L_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Echo_F_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Trigger_F_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Grip_Servo_net_0 to tmpOE__Reset_net_0
Aliasing \PWM_Grip:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Grip:PWMUDB:trig_out\ to tmpOE__Reset_net_0
Aliasing \PWM_Grip:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:final_kill\ to tmpOE__Reset_net_0
Aliasing \PWM_Grip:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:reset\ to zero
Aliasing \PWM_Grip:PWMUDB:status_6\ to zero
Aliasing \PWM_Grip:PWMUDB:status_4\ to zero
Aliasing \PWM_Grip:PWMUDB:cmp2\ to zero
Aliasing \PWM_Grip:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Grip:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Grip:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Grip:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Grip:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Reset_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Reset_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Reset_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Reset_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Reset_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Reset_net_0
Aliasing tmpOE__LED_Blue_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__LED_Green_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__LED_Red_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__PDiode_net_0 to tmpOE__Reset_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__Reset_net_0
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \IDAC8:Net_125\ to zero
Aliasing \IDAC8:Net_194\ to zero
Aliasing \IDAC8:Net_195\ to zero
Aliasing \M2_Direction:clk\ to zero
Aliasing \M2_Direction:rst\ to zero
Aliasing \M1_Direction:clk\ to zero
Aliasing \M1_Direction:rst\ to zero
Aliasing \PWM_M2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_M2:PWMUDB:trig_out\ to tmpOE__Reset_net_0
Aliasing \PWM_M2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_M2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_M2:PWMUDB:final_kill\ to tmpOE__Reset_net_0
Aliasing \PWM_M2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_M2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_M2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_M2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_M2:PWMUDB:reset\ to zero
Aliasing \PWM_M2:PWMUDB:status_6\ to zero
Aliasing \PWM_M2:PWMUDB:status_4\ to zero
Aliasing \PWM_M2:PWMUDB:cmp2\ to zero
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_M2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_M2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_M2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing tmpOE__Trigger_R_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Echo_R_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Left_bumper_net_0 to tmpOE__Reset_net_0
Aliasing tmpOE__Right_bumper_net_0 to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_1\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_ULTRASONIC_F:TimerUDB:trigger_enable\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__Reset_net_0
Aliasing MODIN10_1 to MODIN8_1
Aliasing MODIN10_0 to MODIN8_0
Aliasing \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_F:TimerUDB:status_6\ to zero
Aliasing \Timer_ULTRASONIC_F:TimerUDB:status_5\ to zero
Aliasing \Timer_ULTRASONIC_F:TimerUDB:status_4\ to zero
Aliasing \Timer_ULTRASONIC_F:TimerUDB:status_0\ to \Timer_ULTRASONIC_F:TimerUDB:tc_i\
Aliasing \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_1\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_ULTRASONIC_L:TimerUDB:trigger_enable\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__Reset_net_0
Aliasing MODIN13_1 to MODIN11_1
Aliasing MODIN13_0 to MODIN11_0
Aliasing \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_L:TimerUDB:status_6\ to zero
Aliasing \Timer_ULTRASONIC_L:TimerUDB:status_5\ to zero
Aliasing \Timer_ULTRASONIC_L:TimerUDB:status_4\ to zero
Aliasing \Timer_ULTRASONIC_L:TimerUDB:status_0\ to \Timer_ULTRASONIC_L:TimerUDB:tc_i\
Aliasing \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_1\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_ULTRASONIC_R:TimerUDB:trigger_enable\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_1\ to \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_1\
Aliasing \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_0\ to \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_0\
Aliasing \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing \Timer_ULTRASONIC_R:TimerUDB:status_6\ to zero
Aliasing \Timer_ULTRASONIC_R:TimerUDB:status_5\ to zero
Aliasing \Timer_ULTRASONIC_R:TimerUDB:status_4\ to zero
Aliasing \Timer_ULTRASONIC_R:TimerUDB:status_0\ to \Timer_ULTRASONIC_R:TimerUDB:tc_i\
Aliasing \PWM_Lift:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Lift:PWMUDB:trig_out\ to tmpOE__Reset_net_0
Aliasing \PWM_Lift:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:final_kill\ to tmpOE__Reset_net_0
Aliasing \PWM_Lift:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:reset\ to zero
Aliasing \PWM_Lift:PWMUDB:status_6\ to zero
Aliasing \PWM_Lift:PWMUDB:status_4\ to zero
Aliasing \PWM_Lift:PWMUDB:cmp2\ to zero
Aliasing \PWM_Lift:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Lift:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Lift:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Lift:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Lift:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_23\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_22\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_21\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_20\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_19\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_18\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_17\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_16\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_15\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_14\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_13\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_12\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_11\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_10\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_9\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_8\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_7\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_6\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_5\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_4\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_3\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_2\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Reset_net_0
Aliasing tmpOE__Lift_Servo_net_0 to tmpOE__Reset_net_0
Aliasing \QuadDec_Right:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Right:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Left:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Left:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_M1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_M1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_M1:PWMUDB:prevCompare1\\D\ to \PWM_M1:PWMUDB:pwm_temp\
Aliasing \PWM_M1:PWMUDB:tc_i_reg\\D\ to \PWM_M1:PWMUDB:status_2\
Aliasing \PWM_Grip:PWMUDB:min_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_Grip:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Grip:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Grip:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_Grip:PWMUDB:prevCompare1\\D\ to \PWM_Grip:PWMUDB:pwm_temp\
Aliasing \PWM_Grip:PWMUDB:tc_i_reg\\D\ to \PWM_Grip:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_M2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_M2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_M2:PWMUDB:prevCompare1\\D\ to \PWM_M2:PWMUDB:pwm_temp\
Aliasing \PWM_M2:PWMUDB:tc_i_reg\\D\ to \PWM_M2:PWMUDB:status_2\
Aliasing \PWM_Lift:PWMUDB:min_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_Lift:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Lift:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Lift:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Reset_net_0
Aliasing \PWM_Lift:PWMUDB:prevCompare1\\D\ to \PWM_Lift:PWMUDB:pwm_temp\
Aliasing \PWM_Lift:PWMUDB:tc_i_reg\\D\ to \PWM_Lift:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[9] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Flag_net_0[15] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Buzzer_net_0[21] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Phase_RB_net_0[27] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Phase_RA_net_0[33] = tmpOE__Reset_net_0[1]
Removing Rhs of wire \QuadDec_Right:Net_1275\[42] = \QuadDec_Right:Cnt16:Net_49\[43]
Removing Rhs of wire \QuadDec_Right:Net_1275\[42] = \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\[100]
Removing Lhs of wire \QuadDec_Right:Cnt16:Net_89\[45] = \QuadDec_Right:Net_1251\[46]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_1\[56] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_0\[57] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:ctrl_enable\[69] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[61]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:capt_rising\[71] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:capt_falling\[72] = \QuadDec_Right:Cnt16:CounterUDB:prevCapture\[70]
Removing Rhs of wire \QuadDec_Right:Net_1260\[76] = \QuadDec_Right:bQuadDec:state_2\[212]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:final_enable\[78] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[61]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:counter_enable\[79] = \QuadDec_Right:Cnt16:CounterUDB:control_7\[61]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_0\[80] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_status\[81]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_1\[82] = \QuadDec_Right:Cnt16:CounterUDB:per_zero\[83]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_2\[84] = \QuadDec_Right:Cnt16:CounterUDB:overflow_status\[85]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_3\[86] = \QuadDec_Right:Cnt16:CounterUDB:underflow_status\[87]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_4\[88] = \QuadDec_Right:Cnt16:CounterUDB:hwCapture\[74]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_5\[89] = \QuadDec_Right:Cnt16:CounterUDB:fifo_full\[90]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:status_6\[91] = \QuadDec_Right:Cnt16:CounterUDB:fifo_nempty\[92]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:overflow\[94] = \QuadDec_Right:Cnt16:CounterUDB:per_FF\[95]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:underflow\[96] = \QuadDec_Right:Cnt16:CounterUDB:status_1\[82]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:tc_i\[99] = \QuadDec_Right:Cnt16:CounterUDB:reload_tc\[77]
Removing Rhs of wire \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[101] = \QuadDec_Right:Cnt16:CounterUDB:cmp_equal\[102]
Removing Rhs of wire \QuadDec_Right:Net_1264\[105] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\[104]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:dp_dir\[109] = \QuadDec_Right:Net_1251\[46]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_2\[110] = \QuadDec_Right:Net_1251\[46]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_1\[111] = \QuadDec_Right:Cnt16:CounterUDB:count_enable\[108]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cs_addr_0\[112] = \QuadDec_Right:Cnt16:CounterUDB:reload\[75]
Removing Lhs of wire \QuadDec_Right:Net_1290\[189] = \QuadDec_Right:Net_1275\[42]
Removing Lhs of wire \QuadDec_Right:bQuadDec:index_filt\[210] = \QuadDec_Right:Net_1232\[211]
Removing Lhs of wire \QuadDec_Right:Net_1232\[211] = tmpOE__Reset_net_0[1]
Removing Rhs of wire \QuadDec_Right:bQuadDec:error\[213] = \QuadDec_Right:bQuadDec:state_3\[214]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_0\[217] = \QuadDec_Right:Net_530\[218]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_1\[219] = \QuadDec_Right:Net_611\[220]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_2\[221] = \QuadDec_Right:Net_1260\[76]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_3\[222] = \QuadDec_Right:bQuadDec:error\[213]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_4\[223] = zero[2]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_5\[224] = zero[2]
Removing Lhs of wire \QuadDec_Right:bQuadDec:status_6\[225] = zero[2]
Removing Lhs of wire \QuadDec_Right:Net_1229\[229] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \QuadDec_Right:Net_1272\[230] = \QuadDec_Right:Net_1264\[105]
Removing Lhs of wire tmpOE__Phase_LB_net_0[233] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Phase_LA_net_0[239] = tmpOE__Reset_net_0[1]
Removing Rhs of wire \QuadDec_Left:Net_1275\[248] = \QuadDec_Left:Cnt16:Net_49\[249]
Removing Rhs of wire \QuadDec_Left:Net_1275\[248] = \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\[305]
Removing Lhs of wire \QuadDec_Left:Cnt16:Net_89\[251] = \QuadDec_Left:Net_1251\[252]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_1\[261] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_0\[262] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:ctrl_enable\[274] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[266]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:capt_rising\[276] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:capt_falling\[277] = \QuadDec_Left:Cnt16:CounterUDB:prevCapture\[275]
Removing Rhs of wire \QuadDec_Left:Net_1260\[281] = \QuadDec_Left:bQuadDec:state_2\[417]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:final_enable\[283] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[266]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:counter_enable\[284] = \QuadDec_Left:Cnt16:CounterUDB:control_7\[266]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_0\[285] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_status\[286]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_1\[287] = \QuadDec_Left:Cnt16:CounterUDB:per_zero\[288]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_2\[289] = \QuadDec_Left:Cnt16:CounterUDB:overflow_status\[290]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_3\[291] = \QuadDec_Left:Cnt16:CounterUDB:underflow_status\[292]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_4\[293] = \QuadDec_Left:Cnt16:CounterUDB:hwCapture\[279]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_5\[294] = \QuadDec_Left:Cnt16:CounterUDB:fifo_full\[295]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:status_6\[296] = \QuadDec_Left:Cnt16:CounterUDB:fifo_nempty\[297]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:overflow\[299] = \QuadDec_Left:Cnt16:CounterUDB:per_FF\[300]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:underflow\[301] = \QuadDec_Left:Cnt16:CounterUDB:status_1\[287]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:tc_i\[304] = \QuadDec_Left:Cnt16:CounterUDB:reload_tc\[282]
Removing Rhs of wire \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[306] = \QuadDec_Left:Cnt16:CounterUDB:cmp_equal\[307]
Removing Rhs of wire \QuadDec_Left:Net_1264\[310] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\[309]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:dp_dir\[314] = \QuadDec_Left:Net_1251\[252]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_2\[315] = \QuadDec_Left:Net_1251\[252]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_1\[316] = \QuadDec_Left:Cnt16:CounterUDB:count_enable\[313]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cs_addr_0\[317] = \QuadDec_Left:Cnt16:CounterUDB:reload\[280]
Removing Lhs of wire \QuadDec_Left:Net_1290\[394] = \QuadDec_Left:Net_1275\[248]
Removing Lhs of wire \QuadDec_Left:bQuadDec:index_filt\[415] = \QuadDec_Left:Net_1232\[416]
Removing Lhs of wire \QuadDec_Left:Net_1232\[416] = tmpOE__Reset_net_0[1]
Removing Rhs of wire \QuadDec_Left:bQuadDec:error\[418] = \QuadDec_Left:bQuadDec:state_3\[419]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_0\[422] = \QuadDec_Left:Net_530\[423]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_1\[424] = \QuadDec_Left:Net_611\[425]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_2\[426] = \QuadDec_Left:Net_1260\[281]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_3\[427] = \QuadDec_Left:bQuadDec:error\[418]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_4\[428] = zero[2]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_5\[429] = zero[2]
Removing Lhs of wire \QuadDec_Left:bQuadDec:status_6\[430] = zero[2]
Removing Lhs of wire \QuadDec_Left:Net_1229\[434] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \QuadDec_Left:Net_1272\[435] = \QuadDec_Left:Net_1264\[310]
Removing Lhs of wire tmpOE__M2_Forward_net_0[438] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_725[439] = \demux_1:tmp__demux_1_1_reg\[850]
Removing Lhs of wire tmpOE__M2_Backward_net_0[445] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_724[446] = \demux_1:tmp__demux_1_0_reg\[847]
Removing Lhs of wire tmpOE__M1_Forward_net_0[452] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_723[453] = \demux_2:tmp__demux_2_1_reg\[1663]
Removing Lhs of wire tmpOE__M1_Backward_net_0[459] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_722[460] = \demux_2:tmp__demux_2_0_reg\[1661]
Removing Lhs of wire \PWM_M1:PWMUDB:ctrl_enable\[479] = \PWM_M1:PWMUDB:control_7\[471]
Removing Lhs of wire \PWM_M1:PWMUDB:hwCapture\[489] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:hwEnable\[490] = \PWM_M1:PWMUDB:control_7\[471]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_out\[494] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\R\[496] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\S\[497] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:final_enable\[498] = \PWM_M1:PWMUDB:runmode_enable\[495]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\R\[502] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\S\[503] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\R\[504] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\S\[505] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill\[508] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_1\[512] = \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_1\[800]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_0\[514] = \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_0\[801]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\R\[515] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\S\[516] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\R\[517] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\S\[518] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:reset\[521] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:status_6\[522] = zero[2]
Removing Rhs of wire \PWM_M1:PWMUDB:status_5\[523] = \PWM_M1:PWMUDB:final_kill_reg\[537]
Removing Lhs of wire \PWM_M1:PWMUDB:status_4\[524] = zero[2]
Removing Rhs of wire \PWM_M1:PWMUDB:status_3\[525] = \PWM_M1:PWMUDB:fifo_full\[544]
Removing Rhs of wire \PWM_M1:PWMUDB:status_1\[527] = \PWM_M1:PWMUDB:cmp2_status_reg\[536]
Removing Rhs of wire \PWM_M1:PWMUDB:status_0\[528] = \PWM_M1:PWMUDB:cmp1_status_reg\[535]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status\[533] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2\[534] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\R\[538] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\S\[539] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\R\[540] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\S\[541] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\R\[542] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\S\[543] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_2\[545] = \PWM_M1:PWMUDB:tc_i\[500]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_1\[546] = \PWM_M1:PWMUDB:runmode_enable\[495]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_0\[547] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:compare1\[628] = \PWM_M1:PWMUDB:cmp1_less\[599]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i\[633] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i\[635] = zero[2]
Removing Rhs of wire \PWM_M1:Net_96\[638] = \PWM_M1:PWMUDB:pwm_i_reg\[630]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_temp\[641] = \PWM_M1:PWMUDB:cmp1\[531]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_23\[682] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_22\[683] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_21\[684] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_20\[685] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_19\[686] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_18\[687] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_17\[688] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_16\[689] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_15\[690] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_14\[691] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_13\[692] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_12\[693] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_11\[694] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_10\[695] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_9\[696] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_8\[697] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_7\[698] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_6\[699] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_5\[700] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_4\[701] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_3\[702] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_2\[703] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_1\[704] = \PWM_M1:PWMUDB:MODIN1_1\[705]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN1_1\[705] = \PWM_M1:PWMUDB:dith_count_1\[511]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_0\[706] = \PWM_M1:PWMUDB:MODIN1_0\[707]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN1_0\[707] = \PWM_M1:PWMUDB:dith_count_0\[513]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[839] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[840] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_469[841] = \PWM_M1:Net_96\[638]
Removing Rhs of wire Net_483[848] = \M2_Direction:control_out_0\[1666]
Removing Rhs of wire Net_483[848] = \M2_Direction:control_0\[1689]
Removing Rhs of wire Net_482[849] = \PWM_M2:Net_96\[1888]
Removing Rhs of wire Net_482[849] = \PWM_M2:PWMUDB:pwm_i_reg\[1880]
Removing Rhs of wire Net_250[852] = \Timer_ULTRASONIC_L:Net_55\[2324]
Removing Lhs of wire tmpOE__Echo_L_net_0[854] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Trigger_L_net_0[860] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_161[866] = \Timer_ULTRASONIC_F:Net_55\[2125]
Removing Lhs of wire tmpOE__Echo_F_net_0[868] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Trigger_F_net_0[874] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Grip_Servo_net_0[880] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_2686[881] = \PWM_Grip:Net_96\[1060]
Removing Rhs of wire Net_2686[881] = \PWM_Grip:PWMUDB:pwm_i_reg\[1052]
Removing Lhs of wire \PWM_Grip:PWMUDB:ctrl_enable\[901] = \PWM_Grip:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_Grip:PWMUDB:hwCapture\[911] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:hwEnable\[912] = \PWM_Grip:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_Grip:PWMUDB:trig_out\[916] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Grip:PWMUDB:runmode_enable\\R\[918] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:runmode_enable\\S\[919] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_enable\[920] = \PWM_Grip:PWMUDB:runmode_enable\[917]
Removing Lhs of wire \PWM_Grip:PWMUDB:ltch_kill_reg\\R\[924] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:ltch_kill_reg\\S\[925] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:min_kill_reg\\R\[926] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:min_kill_reg\\S\[927] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_kill\[930] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_1\[934] = \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_1\[1222]
Removing Lhs of wire \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_0\[936] = \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_0\[1223]
Removing Lhs of wire \PWM_Grip:PWMUDB:dith_count_1\\R\[937] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:dith_count_1\\S\[938] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:dith_count_0\\R\[939] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:dith_count_0\\S\[940] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:reset\[943] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:status_6\[944] = zero[2]
Removing Rhs of wire \PWM_Grip:PWMUDB:status_5\[945] = \PWM_Grip:PWMUDB:final_kill_reg\[959]
Removing Lhs of wire \PWM_Grip:PWMUDB:status_4\[946] = zero[2]
Removing Rhs of wire \PWM_Grip:PWMUDB:status_3\[947] = \PWM_Grip:PWMUDB:fifo_full\[966]
Removing Rhs of wire \PWM_Grip:PWMUDB:status_1\[949] = \PWM_Grip:PWMUDB:cmp2_status_reg\[958]
Removing Rhs of wire \PWM_Grip:PWMUDB:status_0\[950] = \PWM_Grip:PWMUDB:cmp1_status_reg\[957]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp2_status\[955] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp2\[956] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp1_status_reg\\R\[960] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp1_status_reg\\S\[961] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp2_status_reg\\R\[962] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp2_status_reg\\S\[963] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_kill_reg\\R\[964] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_kill_reg\\S\[965] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:cs_addr_2\[967] = \PWM_Grip:PWMUDB:tc_i\[922]
Removing Lhs of wire \PWM_Grip:PWMUDB:cs_addr_1\[968] = \PWM_Grip:PWMUDB:runmode_enable\[917]
Removing Lhs of wire \PWM_Grip:PWMUDB:cs_addr_0\[969] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:compare1\[1050] = \PWM_Grip:PWMUDB:cmp1_less\[1021]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm1_i\[1055] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm2_i\[1057] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm_temp\[1063] = \PWM_Grip:PWMUDB:cmp1\[953]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_23\[1104] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_22\[1105] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_21\[1106] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_20\[1107] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_19\[1108] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_18\[1109] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_17\[1110] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_16\[1111] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_15\[1112] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_14\[1113] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_13\[1114] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_12\[1115] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_11\[1116] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_10\[1117] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_9\[1118] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_8\[1119] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_7\[1120] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_6\[1121] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_5\[1122] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_4\[1123] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_3\[1124] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_2\[1125] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_1\[1126] = \PWM_Grip:PWMUDB:MODIN2_1\[1127]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODIN2_1\[1127] = \PWM_Grip:PWMUDB:dith_count_1\[933]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_0\[1128] = \PWM_Grip:PWMUDB:MODIN2_0\[1129]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODIN2_0\[1129] = \PWM_Grip:PWMUDB:dith_count_0\[935]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1261] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1262] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[1269] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1275] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:Net_61\[1283] = \UART:Net_9\[1282]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1287] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1288] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1289] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1290] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1291] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1292] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1293] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1294] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1305] = \UART:BUART:tx_bitclk_dp\[1341]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1351] = \UART:BUART:tx_counter_dp\[1342]
Removing Lhs of wire \UART:BUART:tx_status_6\[1352] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[1353] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[1354] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[1356] = \UART:BUART:tx_fifo_empty\[1319]
Removing Lhs of wire \UART:BUART:tx_status_3\[1358] = \UART:BUART:tx_fifo_notfull\[1318]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1418] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1425] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1436]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1427] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1437]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1428] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1453]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1429] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1467]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1430] = \UART:BUART:sRX:s23Poll:MODIN3_1\[1431]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1431] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1432] = \UART:BUART:sRX:s23Poll:MODIN3_0\[1433]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1433] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1439] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1440] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1441] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1442] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1443] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1444] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1445] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1446] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1447] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1448] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1449] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1450] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1455] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1456] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1457] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1458] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1459] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1460] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1461] = \UART:BUART:pollcount_1\[1424]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1462] = \UART:BUART:pollcount_0\[1426]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1463] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1464] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[1471] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[1472] = \UART:BUART:rx_parity_error_status\[1473]
Removing Rhs of wire \UART:BUART:rx_status_3\[1474] = \UART:BUART:rx_stop_bit_error\[1475]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1485] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1534]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1489] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1556]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1490] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1491] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1492] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1493] = \UART:BUART:sRX:MODIN6_6\[1494]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1494] = \UART:BUART:rx_count_6\[1413]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1495] = \UART:BUART:sRX:MODIN6_5\[1496]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1496] = \UART:BUART:rx_count_5\[1414]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1497] = \UART:BUART:sRX:MODIN6_4\[1498]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1498] = \UART:BUART:rx_count_4\[1415]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1499] = \UART:BUART:sRX:MODIN6_3\[1500]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1500] = \UART:BUART:rx_count_3\[1416]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1501] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1502] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1503] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1504] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1505] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1506] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1507] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1508] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1509] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1510] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1511] = \UART:BUART:rx_count_6\[1413]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1512] = \UART:BUART:rx_count_5\[1414]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1513] = \UART:BUART:rx_count_4\[1415]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1514] = \UART:BUART:rx_count_3\[1416]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1515] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1516] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1517] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1518] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1519] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1520] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1521] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1536] = \UART:BUART:rx_postpoll\[1372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1537] = \UART:BUART:rx_parity_bit\[1488]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1538] = \UART:BUART:rx_postpoll\[1372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1539] = \UART:BUART:rx_parity_bit\[1488]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1540] = \UART:BUART:rx_postpoll\[1372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1541] = \UART:BUART:rx_parity_bit\[1488]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1543] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1544] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1542]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1545] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1542]
Removing Lhs of wire tmpOE__LED_Blue_net_0[1567] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__LED_Green_net_0[1573] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__LED_Red_net_0[1579] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__PDiode_net_0[1585] = tmpOE__Reset_net_0[1]
Removing Rhs of wire \ADC:Net_488\[1601] = \ADC:Net_250\[1637]
Removing Lhs of wire \ADC:Net_481\[1604] = zero[2]
Removing Lhs of wire \ADC:Net_482\[1605] = zero[2]
Removing Lhs of wire \ADC:Net_252\[1639] = zero[2]
Removing Lhs of wire \ADC:soc\[1641] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \TIA:Net_37\[1647] = zero[2]
Removing Lhs of wire \TIA:Net_52\[1648] = zero[2]
Removing Lhs of wire \TIA:Net_38\[1649] = zero[2]
Removing Lhs of wire \TIA:Net_39\[1650] = zero[2]
Removing Lhs of wire \IDAC8:Net_125\[1653] = zero[2]
Removing Lhs of wire \IDAC8:Net_158\[1654] = zero[2]
Removing Lhs of wire \IDAC8:Net_123\[1655] = zero[2]
Removing Lhs of wire \IDAC8:Net_194\[1659] = zero[2]
Removing Lhs of wire \IDAC8:Net_195\[1660] = zero[2]
Removing Rhs of wire Net_481[1662] = \M1_Direction:control_out_0\[1692]
Removing Rhs of wire Net_481[1662] = \M1_Direction:control_0\[1715]
Removing Lhs of wire \M2_Direction:clk\[1664] = zero[2]
Removing Lhs of wire \M2_Direction:rst\[1665] = zero[2]
Removing Lhs of wire \M1_Direction:clk\[1690] = zero[2]
Removing Lhs of wire \M1_Direction:rst\[1691] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:ctrl_enable\[1729] = \PWM_M2:PWMUDB:control_7\[1721]
Removing Lhs of wire \PWM_M2:PWMUDB:hwCapture\[1739] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:hwEnable\[1740] = \PWM_M2:PWMUDB:control_7\[1721]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_out\[1744] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\R\[1746] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\S\[1747] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:final_enable\[1748] = \PWM_M2:PWMUDB:runmode_enable\[1745]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\R\[1752] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\S\[1753] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\R\[1754] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\S\[1755] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill\[1758] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_1\[1762] = \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_1\[2050]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_0\[1764] = \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_0\[2051]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\R\[1765] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\S\[1766] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\R\[1767] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\S\[1768] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:reset\[1771] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:status_6\[1772] = zero[2]
Removing Rhs of wire \PWM_M2:PWMUDB:status_5\[1773] = \PWM_M2:PWMUDB:final_kill_reg\[1787]
Removing Lhs of wire \PWM_M2:PWMUDB:status_4\[1774] = zero[2]
Removing Rhs of wire \PWM_M2:PWMUDB:status_3\[1775] = \PWM_M2:PWMUDB:fifo_full\[1794]
Removing Rhs of wire \PWM_M2:PWMUDB:status_1\[1777] = \PWM_M2:PWMUDB:cmp2_status_reg\[1786]
Removing Rhs of wire \PWM_M2:PWMUDB:status_0\[1778] = \PWM_M2:PWMUDB:cmp1_status_reg\[1785]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status\[1783] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2\[1784] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\R\[1788] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\S\[1789] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\R\[1790] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\S\[1791] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\R\[1792] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\S\[1793] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_2\[1795] = \PWM_M2:PWMUDB:tc_i\[1750]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_1\[1796] = \PWM_M2:PWMUDB:runmode_enable\[1745]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_0\[1797] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:compare1\[1878] = \PWM_M2:PWMUDB:cmp1_less\[1849]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i\[1883] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i\[1885] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_temp\[1891] = \PWM_M2:PWMUDB:cmp1\[1781]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_23\[1932] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_22\[1933] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_21\[1934] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_20\[1935] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_19\[1936] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_18\[1937] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_17\[1938] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_16\[1939] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_15\[1940] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_14\[1941] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_13\[1942] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_12\[1943] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_11\[1944] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_10\[1945] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_9\[1946] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_8\[1947] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_7\[1948] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_6\[1949] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_5\[1950] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_4\[1951] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_3\[1952] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_2\[1953] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_1\[1954] = \PWM_M2:PWMUDB:MODIN7_1\[1955]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN7_1\[1955] = \PWM_M2:PWMUDB:dith_count_1\[1761]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_0\[1956] = \PWM_M2:PWMUDB:MODIN7_0\[1957]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN7_0\[1957] = \PWM_M2:PWMUDB:dith_count_0\[1763]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2089] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2090] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Trigger_R_net_0[2097] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Echo_R_net_0[2103] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_259[2109] = \Timer_ULTRASONIC_R:Net_55\[2523]
Removing Lhs of wire tmpOE__Left_bumper_net_0[2111] = tmpOE__Reset_net_0[1]
Removing Lhs of wire tmpOE__Right_bumper_net_0[2117] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:ctrl_enable\[2141] = \Timer_ULTRASONIC_F:TimerUDB:control_7\[2133]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_1\[2143] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_0\[2144] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:ctrl_ic_1\[2147] = \Timer_ULTRASONIC_F:TimerUDB:control_1\[2139]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:ctrl_ic_0\[2148] = \Timer_ULTRASONIC_F:TimerUDB:control_0\[2140]
Removing Rhs of wire \Timer_ULTRASONIC_F:TimerUDB:timer_enable\[2152] = \Timer_ULTRASONIC_F:TimerUDB:runmode_enable\[2225]
Removing Rhs of wire \Timer_ULTRASONIC_F:TimerUDB:run_mode\[2153] = \Timer_ULTRASONIC_F:TimerUDB:hwEnable_reg\[2154]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:trigger_enable\[2156] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:tc_i\[2158] = \Timer_ULTRASONIC_F:TimerUDB:status_tc\[2155]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[2164] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[2203]
Removing Rhs of wire add_vv_vv_MODGEN_10_1[2165] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\[2220]
Removing Rhs of wire add_vv_vv_MODGEN_10_0[2167] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\[2221]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load_int\[2169] = \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\[2168]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_1\[2170] = MODIN8_1[2171]
Removing Rhs of wire MODIN8_1[2171] = \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\[2163]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_0\[2172] = MODIN8_0[2173]
Removing Rhs of wire MODIN8_0[2173] = \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\[2166]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_1\[2174] = MODIN9_1[2175]
Removing Rhs of wire MODIN9_1[2175] = \Timer_ULTRASONIC_F:TimerUDB:control_1\[2139]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_0\[2176] = MODIN9_0[2177]
Removing Rhs of wire MODIN9_0[2177] = \Timer_ULTRASONIC_F:TimerUDB:control_0\[2140]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_1\[2178] = MODIN8_1[2171]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_0\[2179] = MODIN8_0[2173]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_1\[2180] = MODIN9_1[2175]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_0\[2181] = MODIN9_0[2177]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_1\[2182] = MODIN8_1[2171]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_0\[2183] = MODIN8_0[2173]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_1\[2184] = MODIN9_1[2175]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_0\[2185] = MODIN9_0[2177]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\[2188] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_0\[2189] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\[2187]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eqi_0\[2191] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\[2190]
Removing Rhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[2203] = \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_1\[2192]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_1\[2214] = MODIN8_1[2171]
Removing Lhs of wire MODIN10_1[2215] = MODIN8_1[2171]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_0\[2216] = MODIN8_0[2173]
Removing Lhs of wire MODIN10_0[2217] = MODIN8_0[2173]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2223] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2224] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_6\[2228] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_5\[2229] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_4\[2230] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_0\[2231] = \Timer_ULTRASONIC_F:TimerUDB:status_tc\[2155]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_1\[2232] = \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\[2168]
Removing Rhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_2\[2233] = \Timer_ULTRASONIC_F:TimerUDB:fifo_full\[2234]
Removing Rhs of wire \Timer_ULTRASONIC_F:TimerUDB:status_3\[2235] = \Timer_ULTRASONIC_F:TimerUDB:fifo_nempty\[2236]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:cs_addr_2\[2238] = Net_1596[875]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:cs_addr_1\[2239] = \Timer_ULTRASONIC_F:TimerUDB:trig_reg\[2227]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:cs_addr_0\[2240] = \Timer_ULTRASONIC_F:TimerUDB:per_zero\[2157]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:ctrl_enable\[2340] = \Timer_ULTRASONIC_L:TimerUDB:control_7\[2332]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_1\[2342] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_0\[2343] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:ctrl_ic_1\[2346] = \Timer_ULTRASONIC_L:TimerUDB:control_1\[2338]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:ctrl_ic_0\[2347] = \Timer_ULTRASONIC_L:TimerUDB:control_0\[2339]
Removing Rhs of wire \Timer_ULTRASONIC_L:TimerUDB:timer_enable\[2351] = \Timer_ULTRASONIC_L:TimerUDB:runmode_enable\[2424]
Removing Rhs of wire \Timer_ULTRASONIC_L:TimerUDB:run_mode\[2352] = \Timer_ULTRASONIC_L:TimerUDB:hwEnable_reg\[2353]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:trigger_enable\[2355] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:tc_i\[2357] = \Timer_ULTRASONIC_L:TimerUDB:status_tc\[2354]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[2363] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2402]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[2364] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[2419]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[2366] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[2420]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load_int\[2368] = \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\[2367]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[2369] = MODIN11_1[2370]
Removing Rhs of wire MODIN11_1[2370] = \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\[2362]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[2371] = MODIN11_0[2372]
Removing Rhs of wire MODIN11_0[2372] = \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\[2365]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[2373] = MODIN12_1[2374]
Removing Rhs of wire MODIN12_1[2374] = \Timer_ULTRASONIC_L:TimerUDB:control_1\[2338]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[2375] = MODIN12_0[2376]
Removing Rhs of wire MODIN12_0[2376] = \Timer_ULTRASONIC_L:TimerUDB:control_0\[2339]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[2377] = MODIN11_1[2370]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[2378] = MODIN11_0[2372]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[2379] = MODIN12_1[2374]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[2380] = MODIN12_0[2376]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[2381] = MODIN11_1[2370]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[2382] = MODIN11_0[2372]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[2383] = MODIN12_1[2374]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[2384] = MODIN12_0[2376]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[2387] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[2388] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[2386]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[2390] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[2389]
Removing Rhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2402] = \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[2391]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[2413] = MODIN11_1[2370]
Removing Lhs of wire MODIN13_1[2414] = MODIN11_1[2370]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[2415] = MODIN11_0[2372]
Removing Lhs of wire MODIN13_0[2416] = MODIN11_0[2372]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2422] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2423] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_6\[2427] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_5\[2428] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_4\[2429] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_0\[2430] = \Timer_ULTRASONIC_L:TimerUDB:status_tc\[2354]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_1\[2431] = \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\[2367]
Removing Rhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_2\[2432] = \Timer_ULTRASONIC_L:TimerUDB:fifo_full\[2433]
Removing Rhs of wire \Timer_ULTRASONIC_L:TimerUDB:status_3\[2434] = \Timer_ULTRASONIC_L:TimerUDB:fifo_nempty\[2435]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:cs_addr_2\[2437] = Net_249[861]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:cs_addr_1\[2438] = \Timer_ULTRASONIC_L:TimerUDB:trig_reg\[2426]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:cs_addr_0\[2439] = \Timer_ULTRASONIC_L:TimerUDB:per_zero\[2356]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:ctrl_enable\[2539] = \Timer_ULTRASONIC_R:TimerUDB:control_7\[2531]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_1\[2541] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_0\[2542] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:ctrl_ic_1\[2545] = \Timer_ULTRASONIC_R:TimerUDB:control_1\[2537]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:ctrl_ic_0\[2546] = \Timer_ULTRASONIC_R:TimerUDB:control_0\[2538]
Removing Rhs of wire \Timer_ULTRASONIC_R:TimerUDB:timer_enable\[2550] = \Timer_ULTRASONIC_R:TimerUDB:runmode_enable\[2623]
Removing Rhs of wire \Timer_ULTRASONIC_R:TimerUDB:run_mode\[2551] = \Timer_ULTRASONIC_R:TimerUDB:hwEnable_reg\[2552]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:trigger_enable\[2554] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:tc_i\[2556] = \Timer_ULTRASONIC_R:TimerUDB:status_tc\[2553]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\[2562] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2601]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\[2563] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\[2618]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\[2565] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\[2619]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load_int\[2567] = \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\[2566]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\[2568] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_1\[2569]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_1\[2569] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\[2561]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\[2570] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_0\[2571]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_0\[2571] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\[2564]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\[2572] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_1\[2573]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_1\[2573] = \Timer_ULTRASONIC_R:TimerUDB:control_1\[2537]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\[2574] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_0\[2575]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_0\[2575] = \Timer_ULTRASONIC_R:TimerUDB:control_0\[2538]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\[2576] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\[2561]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\[2577] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\[2564]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\[2578] = \Timer_ULTRASONIC_R:TimerUDB:control_1\[2537]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\[2579] = \Timer_ULTRASONIC_R:TimerUDB:control_0\[2538]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\[2580] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\[2561]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\[2581] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\[2564]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\[2582] = \Timer_ULTRASONIC_R:TimerUDB:control_1\[2537]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\[2583] = \Timer_ULTRASONIC_R:TimerUDB:control_0\[2538]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\[2586] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\[2587] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\[2585]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\[2589] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\[2588]
Removing Rhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2601] = \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\[2590]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\[2612] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\[2561]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_1\[2613] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\[2561]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\[2614] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\[2564]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_0\[2615] = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\[2564]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[2621] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[2622] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_6\[2626] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_5\[2627] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_4\[2628] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_0\[2629] = \Timer_ULTRASONIC_R:TimerUDB:status_tc\[2553]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_1\[2630] = \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\[2566]
Removing Rhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_2\[2631] = \Timer_ULTRASONIC_R:TimerUDB:fifo_full\[2632]
Removing Rhs of wire \Timer_ULTRASONIC_R:TimerUDB:status_3\[2633] = \Timer_ULTRASONIC_R:TimerUDB:fifo_nempty\[2634]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:cs_addr_2\[2636] = Net_258[2098]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:cs_addr_1\[2637] = \Timer_ULTRASONIC_R:TimerUDB:trig_reg\[2625]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:cs_addr_0\[2638] = \Timer_ULTRASONIC_R:TimerUDB:per_zero\[2555]
Removing Lhs of wire \PWM_Lift:PWMUDB:ctrl_enable\[2734] = \PWM_Lift:PWMUDB:control_7\[2726]
Removing Lhs of wire \PWM_Lift:PWMUDB:hwCapture\[2744] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:hwEnable\[2745] = \PWM_Lift:PWMUDB:control_7\[2726]
Removing Lhs of wire \PWM_Lift:PWMUDB:trig_out\[2749] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Lift:PWMUDB:runmode_enable\\R\[2751] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:runmode_enable\\S\[2752] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_enable\[2753] = \PWM_Lift:PWMUDB:runmode_enable\[2750]
Removing Lhs of wire \PWM_Lift:PWMUDB:ltch_kill_reg\\R\[2757] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:ltch_kill_reg\\S\[2758] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:min_kill_reg\\R\[2759] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:min_kill_reg\\S\[2760] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_kill\[2763] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_1\[2767] = \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_1\[3055]
Removing Lhs of wire \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_0\[2769] = \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_0\[3056]
Removing Lhs of wire \PWM_Lift:PWMUDB:dith_count_1\\R\[2770] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:dith_count_1\\S\[2771] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:dith_count_0\\R\[2772] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:dith_count_0\\S\[2773] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:reset\[2776] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:status_6\[2777] = zero[2]
Removing Rhs of wire \PWM_Lift:PWMUDB:status_5\[2778] = \PWM_Lift:PWMUDB:final_kill_reg\[2792]
Removing Lhs of wire \PWM_Lift:PWMUDB:status_4\[2779] = zero[2]
Removing Rhs of wire \PWM_Lift:PWMUDB:status_3\[2780] = \PWM_Lift:PWMUDB:fifo_full\[2799]
Removing Rhs of wire \PWM_Lift:PWMUDB:status_1\[2782] = \PWM_Lift:PWMUDB:cmp2_status_reg\[2791]
Removing Rhs of wire \PWM_Lift:PWMUDB:status_0\[2783] = \PWM_Lift:PWMUDB:cmp1_status_reg\[2790]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp2_status\[2788] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp2\[2789] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp1_status_reg\\R\[2793] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp1_status_reg\\S\[2794] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp2_status_reg\\R\[2795] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp2_status_reg\\S\[2796] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_kill_reg\\R\[2797] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_kill_reg\\S\[2798] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:cs_addr_2\[2800] = \PWM_Lift:PWMUDB:tc_i\[2755]
Removing Lhs of wire \PWM_Lift:PWMUDB:cs_addr_1\[2801] = \PWM_Lift:PWMUDB:runmode_enable\[2750]
Removing Lhs of wire \PWM_Lift:PWMUDB:cs_addr_0\[2802] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:compare1\[2883] = \PWM_Lift:PWMUDB:cmp1_less\[2854]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm1_i\[2888] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm2_i\[2890] = zero[2]
Removing Rhs of wire \PWM_Lift:Net_96\[2893] = \PWM_Lift:PWMUDB:pwm_i_reg\[2885]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm_temp\[2896] = \PWM_Lift:PWMUDB:cmp1\[2786]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_23\[2937] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_22\[2938] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_21\[2939] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_20\[2940] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_19\[2941] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_18\[2942] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_17\[2943] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_16\[2944] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_15\[2945] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_14\[2946] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_13\[2947] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_12\[2948] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_11\[2949] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_10\[2950] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_9\[2951] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_8\[2952] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_7\[2953] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_6\[2954] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_5\[2955] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_4\[2956] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_3\[2957] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_2\[2958] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_1\[2959] = \PWM_Lift:PWMUDB:MODIN17_1\[2960]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODIN17_1\[2960] = \PWM_Lift:PWMUDB:dith_count_1\[2766]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_0\[2961] = \PWM_Lift:PWMUDB:MODIN17_0\[2962]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODIN17_0\[2962] = \PWM_Lift:PWMUDB:dith_count_0\[2768]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[3094] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[3095] = tmpOE__Reset_net_0[1]
Removing Rhs of wire Net_2730[3096] = \PWM_Lift:Net_96\[2893]
Removing Lhs of wire tmpOE__Lift_Servo_net_0[3103] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:prevCapture\\D\[3109] = zero[2]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\\D\[3110] = \QuadDec_Right:Cnt16:CounterUDB:overflow\[94]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\\D\[3111] = \QuadDec_Right:Cnt16:CounterUDB:status_1\[82]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\\D\[3112] = \QuadDec_Right:Cnt16:CounterUDB:reload_tc\[77]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:prevCompare\\D\[3113] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[101]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\[3114] = \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\[101]
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\\D\[3115] = \QuadDec_Right:Net_1203\[107]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:prevCapture\\D\[3124] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\\D\[3125] = \QuadDec_Left:Cnt16:CounterUDB:overflow\[299]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\\D\[3126] = \QuadDec_Left:Cnt16:CounterUDB:status_1\[287]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\\D\[3127] = \QuadDec_Left:Cnt16:CounterUDB:reload_tc\[282]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:prevCompare\\D\[3128] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[306]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\[3129] = \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\[306]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\\D\[3130] = \QuadDec_Left:Net_1203\[312]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\D\[3138] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCapture\\D\[3139] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_last\\D\[3140] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\D\[3143] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCompare1\\D\[3146] = \PWM_M1:PWMUDB:cmp1\[531]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\D\[3147] = \PWM_M1:PWMUDB:cmp1_status\[532]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\D\[3148] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_i_reg\\D\[3150] = \PWM_M1:PWMUDB:pwm_i\[631]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i_reg\\D\[3151] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i_reg\\D\[3152] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:tc_i_reg\\D\[3153] = \PWM_M1:PWMUDB:status_2\[526]
Removing Lhs of wire \PWM_Grip:PWMUDB:min_kill_reg\\D\[3154] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Grip:PWMUDB:prevCapture\\D\[3155] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:trig_last\\D\[3156] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:ltch_kill_reg\\D\[3159] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Grip:PWMUDB:prevCompare1\\D\[3162] = \PWM_Grip:PWMUDB:cmp1\[953]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp1_status_reg\\D\[3163] = \PWM_Grip:PWMUDB:cmp1_status\[954]
Removing Lhs of wire \PWM_Grip:PWMUDB:cmp2_status_reg\\D\[3164] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm_i_reg\\D\[3166] = \PWM_Grip:PWMUDB:pwm_i\[1053]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm1_i_reg\\D\[3167] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:pwm2_i_reg\\D\[3168] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:tc_i_reg\\D\[3169] = \PWM_Grip:PWMUDB:status_2\[948]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[3170] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[3185] = \UART:BUART:rx_bitclk_pre\[1407]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[3194] = \UART:BUART:rx_parity_error_pre\[1483]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[3195] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\D\[3199] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCapture\\D\[3200] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_last\\D\[3201] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\D\[3204] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCompare1\\D\[3207] = \PWM_M2:PWMUDB:cmp1\[1781]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\D\[3208] = \PWM_M2:PWMUDB:cmp1_status\[1782]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\D\[3209] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_i_reg\\D\[3211] = \PWM_M2:PWMUDB:pwm_i\[1881]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i_reg\\D\[3212] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i_reg\\D\[3213] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:tc_i_reg\\D\[3214] = \PWM_M2:PWMUDB:status_2\[1776]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:capture_last\\D\[3215] = Net_160[869]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:hwEnable_reg\\D\[3216] = \Timer_ULTRASONIC_F:TimerUDB:hwEnable\[2160]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:tc_reg_i\\D\[3217] = \Timer_ULTRASONIC_F:TimerUDB:status_tc\[2155]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:capture_out_reg_i\\D\[3218] = \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\[2151]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:capture_last\\D\[3224] = Net_251[855]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:hwEnable_reg\\D\[3225] = \Timer_ULTRASONIC_L:TimerUDB:hwEnable\[2359]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:tc_reg_i\\D\[3226] = \Timer_ULTRASONIC_L:TimerUDB:status_tc\[2354]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:capture_out_reg_i\\D\[3227] = \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\[2350]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:capture_last\\D\[3233] = Net_260[2104]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:hwEnable_reg\\D\[3234] = \Timer_ULTRASONIC_R:TimerUDB:hwEnable\[2558]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:tc_reg_i\\D\[3235] = \Timer_ULTRASONIC_R:TimerUDB:status_tc\[2553]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:capture_out_reg_i\\D\[3236] = \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\[2549]
Removing Lhs of wire \PWM_Lift:PWMUDB:min_kill_reg\\D\[3242] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Lift:PWMUDB:prevCapture\\D\[3243] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:trig_last\\D\[3244] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:ltch_kill_reg\\D\[3247] = tmpOE__Reset_net_0[1]
Removing Lhs of wire \PWM_Lift:PWMUDB:prevCompare1\\D\[3250] = \PWM_Lift:PWMUDB:cmp1\[2786]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp1_status_reg\\D\[3251] = \PWM_Lift:PWMUDB:cmp1_status\[2787]
Removing Lhs of wire \PWM_Lift:PWMUDB:cmp2_status_reg\\D\[3252] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm_i_reg\\D\[3254] = \PWM_Lift:PWMUDB:pwm_i\[2886]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm1_i_reg\\D\[3255] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:pwm2_i_reg\\D\[3256] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:tc_i_reg\\D\[3257] = \PWM_Lift:PWMUDB:status_2\[2781]

------------------------------------------------------
Aliased 0 equations, 731 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Reset_net_0' (cost = 0):
tmpOE__Reset_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_Right:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Right:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Right:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Right:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Right:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Right:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Right:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:A_j\' (cost = 1):
\QuadDec_Right:bQuadDec:A_j\ <= ((\QuadDec_Right:bQuadDec:quad_A_delayed_0\ and \QuadDec_Right:bQuadDec:quad_A_delayed_1\ and \QuadDec_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:A_k\' (cost = 3):
\QuadDec_Right:bQuadDec:A_k\ <= ((not \QuadDec_Right:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Right:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:B_j\' (cost = 1):
\QuadDec_Right:bQuadDec:B_j\ <= ((\QuadDec_Right:bQuadDec:quad_B_delayed_0\ and \QuadDec_Right:bQuadDec:quad_B_delayed_1\ and \QuadDec_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:bQuadDec:B_k\' (cost = 3):
\QuadDec_Right:bQuadDec:B_k\ <= ((not \QuadDec_Right:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Right:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1151\' (cost = 0):
\QuadDec_Right:Net_1151\ <= (not \QuadDec_Right:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1287\' (cost = 0):
\QuadDec_Right:Net_1287\ <= (not \QuadDec_Right:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Left:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Left:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Left:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Left:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Left:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Left:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Left:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:A_j\' (cost = 1):
\QuadDec_Left:bQuadDec:A_j\ <= ((\QuadDec_Left:bQuadDec:quad_A_delayed_0\ and \QuadDec_Left:bQuadDec:quad_A_delayed_1\ and \QuadDec_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:A_k\' (cost = 3):
\QuadDec_Left:bQuadDec:A_k\ <= ((not \QuadDec_Left:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Left:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:B_j\' (cost = 1):
\QuadDec_Left:bQuadDec:B_j\ <= ((\QuadDec_Left:bQuadDec:quad_B_delayed_0\ and \QuadDec_Left:bQuadDec:quad_B_delayed_1\ and \QuadDec_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:bQuadDec:B_k\' (cost = 3):
\QuadDec_Left:bQuadDec:B_k\ <= ((not \QuadDec_Left:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Left:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1151\' (cost = 0):
\QuadDec_Left:Net_1151\ <= (not \QuadDec_Left:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1287\' (cost = 0):
\QuadDec_Left:Net_1287\ <= (not \QuadDec_Left:Net_1264\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:cmp1\' (cost = 0):
\PWM_M1:PWMUDB:cmp1\ <= (\PWM_M1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:cmp1\' (cost = 0):
\PWM_Grip:PWMUDB:cmp1\ <= (\PWM_Grip:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Grip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Grip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Grip:PWMUDB:dith_count_1\ and \PWM_Grip:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:cmp1\' (cost = 0):
\PWM_M2:PWMUDB:cmp1\ <= (\PWM_M2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_ULTRASONIC_F:TimerUDB:fifo_load_polarized\ <= ((not Net_160 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ <= ((not Net_160 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:hwEnable\' (cost = 2):
\Timer_ULTRASONIC_F:TimerUDB:hwEnable\ <= ((Net_160 and \Timer_ULTRASONIC_F:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:status_tc\' (cost = 3):
\Timer_ULTRASONIC_F:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_F:TimerUDB:run_mode\ and \Timer_ULTRASONIC_F:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN8_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_10_0' (cost = 0):
add_vv_vv_MODGEN_10_0 <= (not MODIN8_0);

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN8_1 and not MODIN9_1)
	OR (MODIN8_1 and MODIN9_1));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN8_0 and not MODIN9_0)
	OR (MODIN8_0 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\' (cost = 60):
\Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\ <= ((not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0)
	OR (not MODIN8_1 and not MODIN9_1 and MODIN8_0 and MODIN9_0)
	OR (not MODIN8_0 and not MODIN9_0 and MODIN8_1 and MODIN9_1)
	OR (MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_ULTRASONIC_L:TimerUDB:fifo_load_polarized\ <= ((not Net_251 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ <= ((not Net_251 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:hwEnable\' (cost = 2):
\Timer_ULTRASONIC_L:TimerUDB:hwEnable\ <= ((Net_251 and \Timer_ULTRASONIC_L:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:status_tc\' (cost = 3):
\Timer_ULTRASONIC_L:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_L:TimerUDB:run_mode\ and \Timer_ULTRASONIC_L:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN11_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN11_0);

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN11_1 and not MODIN12_1)
	OR (MODIN11_1 and MODIN12_1));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN11_0 and not MODIN12_0)
	OR (MODIN11_0 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0)
	OR (not MODIN11_1 and not MODIN12_1 and MODIN11_0 and MODIN12_0)
	OR (not MODIN11_0 and not MODIN12_0 and MODIN11_1 and MODIN12_1)
	OR (MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0)
	OR (not MODIN11_1 and not MODIN12_1 and MODIN11_0 and MODIN12_0)
	OR (not MODIN11_0 and not MODIN12_0 and MODIN11_1 and MODIN12_1)
	OR (MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_ULTRASONIC_R:TimerUDB:fifo_load_polarized\ <= ((not Net_260 and \Timer_ULTRASONIC_R:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ <= ((not Net_260 and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:hwEnable\' (cost = 2):
\Timer_ULTRASONIC_R:TimerUDB:hwEnable\ <= ((Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:status_tc\' (cost = 3):
\Timer_ULTRASONIC_R:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_R:TimerUDB:run_mode\ and \Timer_ULTRASONIC_R:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (\Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (\Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (\Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\' (cost = 60):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ <= ((not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (\Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\' (cost = 0):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ <= (not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:cmp1\' (cost = 0):
\PWM_Lift:PWMUDB:cmp1\ <= (\PWM_Lift:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Lift:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_0\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_0\ <= (not \PWM_Lift:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Lift:PWMUDB:dith_count_1\ and \PWM_Lift:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_Right:Net_1248\' (cost = 2):
\QuadDec_Right:Net_1248\ <= ((not \QuadDec_Right:Net_1264\ and \QuadDec_Right:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Left:Net_1248\' (cost = 2):
\QuadDec_Left:Net_1248\ <= ((not \QuadDec_Left:Net_1264\ and \QuadDec_Left:Net_1275\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_M1:PWMUDB:dith_count_0\ and \PWM_M1:PWMUDB:dith_count_1\)
	OR (not \PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Grip:PWMUDB:dith_count_0\ and \PWM_Grip:PWMUDB:dith_count_1\)
	OR (not \PWM_Grip:PWMUDB:dith_count_1\ and \PWM_Grip:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_M2:PWMUDB:dith_count_0\ and \PWM_M2:PWMUDB:dith_count_1\)
	OR (not \PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_10_1' (cost = 8):
add_vv_vv_MODGEN_10_1 <= ((not MODIN8_0 and MODIN8_1)
	OR (not MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 8):
add_vv_vv_MODGEN_12_1 <= ((not MODIN11_0 and MODIN11_1)
	OR (not MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\' (cost = 8):
\Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ <= ((not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_1\' (cost = 2):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_1\ <= ((not \PWM_Lift:PWMUDB:dith_count_0\ and \PWM_Lift:PWMUDB:dith_count_1\)
	OR (not \PWM_Lift:PWMUDB:dith_count_1\ and \PWM_Lift:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_970 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_970 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_970 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_970 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_970 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 180 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_Right:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_Left:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_M1:PWMUDB:final_capture\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Grip:PWMUDB:final_capture\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_M2:PWMUDB:final_capture\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Lift:PWMUDB:final_capture\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Grip:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Lift:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_Right:Cnt16:CounterUDB:hwCapture\[74] = zero[2]
Removing Lhs of wire \QuadDec_Left:Cnt16:CounterUDB:hwCapture\[279] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:final_capture\[549] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[810] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[820] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[830] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_capture\[971] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1232] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1242] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1252] = zero[2]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1371] = \UART:BUART:rx_bitclk\[1419]
Removing Lhs of wire \UART:BUART:rx_status_0\[1469] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[1478] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:final_capture\[1799] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2060] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2070] = zero[2]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[2080] = zero[2]
Removing Lhs of wire \Timer_ULTRASONIC_F:TimerUDB:trig_reg\[2227] = \Timer_ULTRASONIC_F:TimerUDB:timer_enable\[2152]
Removing Lhs of wire \Timer_ULTRASONIC_L:TimerUDB:trig_reg\[2426] = \Timer_ULTRASONIC_L:TimerUDB:timer_enable\[2351]
Removing Lhs of wire \Timer_ULTRASONIC_R:TimerUDB:trig_reg\[2625] = \Timer_ULTRASONIC_R:TimerUDB:timer_enable\[2550]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_capture\[2804] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[3065] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[3075] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[3085] = zero[2]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\D\[3141] = \PWM_M1:PWMUDB:control_7\[471]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\D\[3149] = zero[2]
Removing Lhs of wire \PWM_Grip:PWMUDB:runmode_enable\\D\[3157] = \PWM_Grip:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_Grip:PWMUDB:final_kill_reg\\D\[3165] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[3177] = \UART:BUART:tx_ctrl_mark_last\[1362]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[3189] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[3190] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[3192] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[3193] = \UART:BUART:rx_markspace_pre\[1482]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[3198] = \UART:BUART:rx_parity_bit\[1488]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\D\[3202] = \PWM_M2:PWMUDB:control_7\[1721]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\D\[3210] = zero[2]
Removing Lhs of wire \PWM_Lift:PWMUDB:runmode_enable\\D\[3245] = \PWM_Lift:PWMUDB:control_7\[2726]
Removing Lhs of wire \PWM_Lift:PWMUDB:final_kill_reg\\D\[3253] = zero[2]

------------------------------------------------------
Aliased 0 equations, 38 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_970 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_970 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj" -dcpsoc3 "Final Code.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.610ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Saturday, 14 October 2017 14:17:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\daani\Documents\GitHub\ECE3091\Final Code.cydsn\Final Code.cyprj -d CY8C5888LTI-LP097 Final Code.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_Right:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Left:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Grip:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Lift:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_601
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'Clock_ultrasonic'. Fanout=6, Signal=Net_1600
    Digital Clock 3: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=Net_2689
    Digital Clock 4: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_Right:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Right:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Left:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Grip:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_F:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_F:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_L:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_R:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_ultrasonic was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ultrasonic, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Lift:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Left:Net_1264\, Duplicate of \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Left:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Net_1264\ (fanout=2)

    Removing \QuadDec_Right:Net_1264\, Duplicate of \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Right:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset(0)__PA ,
            pad => Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Flag(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Flag(0)__PA ,
            pad => Flag(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer(0)__PA ,
            pad => Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_RB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_RB(0)__PA ,
            fb => Net_742 ,
            pad => Phase_RB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_RA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_RA(0)__PA ,
            fb => Net_741 ,
            pad => Phase_RA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_LB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_LB(0)__PA ,
            fb => Net_569 ,
            pad => Phase_LB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_LA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_LA(0)__PA ,
            fb => Net_568 ,
            pad => Phase_LA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_Forward(0)__PA ,
            pin_input => Net_725 ,
            pad => M2_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_Backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_Backward(0)__PA ,
            pin_input => Net_724 ,
            pad => M2_Backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_Forward(0)__PA ,
            pin_input => Net_723 ,
            pad => M1_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_Backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_Backward(0)__PA ,
            pin_input => Net_722 ,
            pad => M1_Backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_L(0)__PA ,
            fb => Net_251 ,
            pad => Echo_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_L(0)__PA ,
            fb => Net_249 ,
            pad => Trigger_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_F(0)__PA ,
            fb => Net_160 ,
            pad => Echo_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_F(0)__PA ,
            fb => Net_1596 ,
            pad => Trigger_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Grip_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Grip_Servo(0)__PA ,
            pin_input => Net_2686 ,
            pad => Grip_Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_970 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_965 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Blue(0)__PA ,
            pad => LED_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Green(0)__PA ,
            pad => LED_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Red(0)__PA ,
            pad => LED_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PDiode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PDiode(0)__PA ,
            analog_term => Net_954 ,
            pad => PDiode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_R(0)__PA ,
            fb => Net_258 ,
            pad => Trigger_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_R(0)__PA ,
            fb => Net_260 ,
            pad => Echo_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_bumper(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_bumper(0)__PA ,
            pad => Left_bumper(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_bumper(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_bumper(0)__PA ,
            pad => Right_bumper(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lift_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lift_Servo(0)__PA ,
            pin_input => Net_2730 ,
            pad => Lift_Servo(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_Left:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * !\QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * \QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * !\QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_724, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_483 * Net_482
        );
        Output = Net_724 (fanout=1)

    MacroCell: Name=Net_725, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_483 * Net_482
        );
        Output = Net_725 (fanout=1)

    MacroCell: Name=\PWM_Grip:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:runmode_enable\ * \PWM_Grip:PWMUDB:tc_i\
        );
        Output = \PWM_Grip:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_965, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_965 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_970 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_722, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_469 * !Net_481
        );
        Output = Net_722 (fanout=1)

    MacroCell: Name=Net_723, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_469 * Net_481
        );
        Output = Net_723 (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_F:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_L:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_R:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Lift:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:runmode_enable\ * \PWM_Lift:PWMUDB:tc_i\
        );
        Output = \PWM_Lift:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_741
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_742
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_568
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_569
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251_split\
        );
        Output = \QuadDec_Right:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Right:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Right:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1203_split\
        );
        Output = \QuadDec_Right:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\
            + \QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\
            + \QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:error\
            + !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Right:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Right:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Right:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251_split\
        );
        Output = \QuadDec_Left:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Right:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Right:Net_1260\ * \QuadDec_Right:Net_1203\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1203_split\
        );
        Output = \QuadDec_Left:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\
            + \QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\
            + \QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:error\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Left:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Left:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Left:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_469, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_469 (fanout=2)

    MacroCell: Name=\PWM_Grip:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:control_7\
        );
        Output = \PWM_Grip:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Grip:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = \PWM_Grip:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Grip:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Grip:PWMUDB:prevCompare1\ * \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = \PWM_Grip:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2686, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:runmode_enable\ * \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = Net_2686 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_970
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_482, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_482 (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160 * \Timer_ULTRASONIC_F:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN8_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0 * 
              MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0 * 
              !MODIN9_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN8_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN9_1 * !MODIN9_0
            + Net_1596 * MODIN8_1
        );
        Output = MODIN8_1 (fanout=3)

    MacroCell: Name=MODIN8_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              !MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN9_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0
            + Net_1596 * MODIN8_0
        );
        Output = MODIN8_0 (fanout=3)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              MODIN8_0 * !MODIN9_1 * MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              !MODIN8_0 * MODIN9_1 * !MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN8_0 * MODIN9_1 * MODIN9_0
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
            + Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
            + Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_F:TimerUDB:per_zero\
            + !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251 * \Timer_ULTRASONIC_L:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN11_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0 * 
              MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0 * 
              !MODIN12_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN11_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN12_1 * !MODIN12_0
            + Net_249 * MODIN11_1
        );
        Output = MODIN11_1 (fanout=3)

    MacroCell: Name=MODIN11_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              !MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN12_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0
            + Net_249 * MODIN11_0
        );
        Output = MODIN11_0 (fanout=3)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              !MODIN11_0 * !MODIN12_1 * !MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              MODIN11_0 * !MODIN12_1 * MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              !MODIN11_0 * MODIN12_1 * !MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN11_0 * MODIN12_1 * MODIN12_0
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
            + Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
            + Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_L:TimerUDB:per_zero\
            + !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_260
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + Net_258 * \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\
            + Net_258 * \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
            + !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
            + !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_258 * \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_R:TimerUDB:per_zero\
            + !Net_258 * \Timer_ULTRASONIC_R:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_Lift:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:control_7\
        );
        Output = \PWM_Lift:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Lift:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_Lift:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Lift:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Lift:PWMUDB:prevCompare1\ * \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_Lift:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Left:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:Net_1203\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_2730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:runmode_enable\ * \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = Net_2730 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \QuadDec_Right:Net_1251\ ,
            cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \QuadDec_Right:Net_1251\ ,
            cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Right:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \QuadDec_Left:Net_1251\ ,
            cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \QuadDec_Left:Net_1251\ ,
            cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Left:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ ,
            chain_in => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Grip:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2689 ,
            cs_addr_2 => \PWM_Grip:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Grip:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Grip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Grip:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2689 ,
            cs_addr_2 => \PWM_Grip:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Grip:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Grip:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Grip:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Grip:PWMUDB:status_3\ ,
            chain_in => \PWM_Grip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_601 ,
            cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ ,
            chain_in => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_1596 ,
            cs_addr_1 => \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_1596 ,
            cs_addr_1 => \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_ULTRASONIC_F:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_ULTRASONIC_F:TimerUDB:status_2\ ,
            chain_in => \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_249 ,
            cs_addr_1 => \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_249 ,
            cs_addr_1 => \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_ULTRASONIC_L:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_ULTRASONIC_L:TimerUDB:status_2\ ,
            chain_in => \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_258 ,
            cs_addr_1 => \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1600 ,
            cs_addr_2 => Net_258 ,
            cs_addr_1 => \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
            f0_load => \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_ULTRASONIC_R:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_ULTRASONIC_R:TimerUDB:status_2\ ,
            chain_in => \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Lift:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2689 ,
            cs_addr_2 => \PWM_Lift:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Lift:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Lift:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Lift:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2689 ,
            cs_addr_2 => \PWM_Lift:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Lift:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Lift:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Lift:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Lift:PWMUDB:status_3\ ,
            chain_in => \PWM_Lift:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Right:Net_1260\ ,
            clock => Net_601 ,
            status_6 => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Right:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Right:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Right:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Right:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_601 ,
            status_3 => \QuadDec_Right:bQuadDec:error\ ,
            status_2 => \QuadDec_Right:Net_1260\ ,
            status_1 => \QuadDec_Right:Net_611\ ,
            status_0 => \QuadDec_Right:Net_530\ ,
            interrupt => Net_744 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Left:Net_1260\ ,
            clock => Net_601 ,
            status_6 => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Left:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Left:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Left:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Left:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_601 ,
            status_3 => \QuadDec_Left:bQuadDec:error\ ,
            status_2 => \QuadDec_Left:Net_1260\ ,
            status_1 => \QuadDec_Left:Net_611\ ,
            status_0 => \QuadDec_Left:Net_530\ ,
            interrupt => Net_740 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_601 ,
            status_3 => \PWM_M1:PWMUDB:status_3\ ,
            status_2 => \PWM_M1:PWMUDB:status_2\ ,
            status_0 => \PWM_M1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Grip:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2689 ,
            status_3 => \PWM_Grip:PWMUDB:status_3\ ,
            status_2 => \PWM_Grip:PWMUDB:status_2\ ,
            status_0 => \PWM_Grip:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_601 ,
            status_3 => \PWM_M2:PWMUDB:status_3\ ,
            status_2 => \PWM_M2:PWMUDB:status_2\ ,
            status_0 => \PWM_M2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_ULTRASONIC_F:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1596 ,
            clock => Net_1600 ,
            status_3 => \Timer_ULTRASONIC_F:TimerUDB:status_3\ ,
            status_2 => \Timer_ULTRASONIC_F:TimerUDB:status_2\ ,
            status_1 => \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_ULTRASONIC_F:TimerUDB:status_tc\ ,
            interrupt => Net_161 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_249 ,
            clock => Net_1600 ,
            status_3 => \Timer_ULTRASONIC_L:TimerUDB:status_3\ ,
            status_2 => \Timer_ULTRASONIC_L:TimerUDB:status_2\ ,
            status_1 => \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_ULTRASONIC_L:TimerUDB:status_tc\ ,
            interrupt => Net_250 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_258 ,
            clock => Net_1600 ,
            status_3 => \Timer_ULTRASONIC_R:TimerUDB:status_3\ ,
            status_2 => \Timer_ULTRASONIC_R:TimerUDB:status_2\ ,
            status_1 => \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_ULTRASONIC_R:TimerUDB:status_tc\ ,
            interrupt => Net_259 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Lift:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2689 ,
            status_3 => \PWM_Lift:PWMUDB:status_3\ ,
            status_2 => \PWM_Lift:PWMUDB:status_2\ ,
            status_0 => \PWM_Lift:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_601 ,
            control_7 => \QuadDec_Right:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Right:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Right:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Right:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Right:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Right:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Right:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Right:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_601 ,
            control_7 => \QuadDec_Left:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Left:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Left:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Left:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Left:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Left:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Left:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Left:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_601 ,
            control_7 => \PWM_M1:PWMUDB:control_7\ ,
            control_6 => \PWM_M1:PWMUDB:control_6\ ,
            control_5 => \PWM_M1:PWMUDB:control_5\ ,
            control_4 => \PWM_M1:PWMUDB:control_4\ ,
            control_3 => \PWM_M1:PWMUDB:control_3\ ,
            control_2 => \PWM_M1:PWMUDB:control_2\ ,
            control_1 => \PWM_M1:PWMUDB:control_1\ ,
            control_0 => \PWM_M1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Grip:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2689 ,
            control_7 => \PWM_Grip:PWMUDB:control_7\ ,
            control_6 => \PWM_Grip:PWMUDB:control_6\ ,
            control_5 => \PWM_Grip:PWMUDB:control_5\ ,
            control_4 => \PWM_Grip:PWMUDB:control_4\ ,
            control_3 => \PWM_Grip:PWMUDB:control_3\ ,
            control_2 => \PWM_Grip:PWMUDB:control_2\ ,
            control_1 => \PWM_Grip:PWMUDB:control_1\ ,
            control_0 => \PWM_Grip:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\M2_Direction:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \M2_Direction:control_7\ ,
            control_6 => \M2_Direction:control_6\ ,
            control_5 => \M2_Direction:control_5\ ,
            control_4 => \M2_Direction:control_4\ ,
            control_3 => \M2_Direction:control_3\ ,
            control_2 => \M2_Direction:control_2\ ,
            control_1 => \M2_Direction:control_1\ ,
            control_0 => Net_483 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\M1_Direction:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \M1_Direction:control_7\ ,
            control_6 => \M1_Direction:control_6\ ,
            control_5 => \M1_Direction:control_5\ ,
            control_4 => \M1_Direction:control_4\ ,
            control_3 => \M1_Direction:control_3\ ,
            control_2 => \M1_Direction:control_2\ ,
            control_1 => \M1_Direction:control_1\ ,
            control_0 => Net_481 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_601 ,
            control_7 => \PWM_M2:PWMUDB:control_7\ ,
            control_6 => \PWM_M2:PWMUDB:control_6\ ,
            control_5 => \PWM_M2:PWMUDB:control_5\ ,
            control_4 => \PWM_M2:PWMUDB:control_4\ ,
            control_3 => \PWM_M2:PWMUDB:control_3\ ,
            control_2 => \PWM_M2:PWMUDB:control_2\ ,
            control_1 => \PWM_M2:PWMUDB:control_1\ ,
            control_0 => \PWM_M2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1600 ,
            control_7 => \Timer_ULTRASONIC_F:TimerUDB:control_7\ ,
            control_6 => \Timer_ULTRASONIC_F:TimerUDB:control_6\ ,
            control_5 => \Timer_ULTRASONIC_F:TimerUDB:control_5\ ,
            control_4 => \Timer_ULTRASONIC_F:TimerUDB:control_4\ ,
            control_3 => \Timer_ULTRASONIC_F:TimerUDB:control_3\ ,
            control_2 => \Timer_ULTRASONIC_F:TimerUDB:control_2\ ,
            control_1 => MODIN9_1 ,
            control_0 => MODIN9_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1600 ,
            control_7 => \Timer_ULTRASONIC_L:TimerUDB:control_7\ ,
            control_6 => \Timer_ULTRASONIC_L:TimerUDB:control_6\ ,
            control_5 => \Timer_ULTRASONIC_L:TimerUDB:control_5\ ,
            control_4 => \Timer_ULTRASONIC_L:TimerUDB:control_4\ ,
            control_3 => \Timer_ULTRASONIC_L:TimerUDB:control_3\ ,
            control_2 => \Timer_ULTRASONIC_L:TimerUDB:control_2\ ,
            control_1 => MODIN12_1 ,
            control_0 => MODIN12_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1600 ,
            control_7 => \Timer_ULTRASONIC_R:TimerUDB:control_7\ ,
            control_6 => \Timer_ULTRASONIC_R:TimerUDB:control_6\ ,
            control_5 => \Timer_ULTRASONIC_R:TimerUDB:control_5\ ,
            control_4 => \Timer_ULTRASONIC_R:TimerUDB:control_4\ ,
            control_3 => \Timer_ULTRASONIC_R:TimerUDB:control_3\ ,
            control_2 => \Timer_ULTRASONIC_R:TimerUDB:control_2\ ,
            control_1 => \Timer_ULTRASONIC_R:TimerUDB:control_1\ ,
            control_0 => \Timer_ULTRASONIC_R:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Lift:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2689 ,
            control_7 => \PWM_Lift:PWMUDB:control_7\ ,
            control_6 => \PWM_Lift:PWMUDB:control_6\ ,
            control_5 => \PWM_Lift:PWMUDB:control_5\ ,
            control_4 => \PWM_Lift:PWMUDB:control_4\ ,
            control_3 => \PWM_Lift:PWMUDB:control_3\ ,
            control_2 => \PWM_Lift:PWMUDB:control_2\ ,
            control_1 => \PWM_Lift:PWMUDB:control_1\ ,
            control_0 => \PWM_Lift:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_Right:isr\
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Left:isr\
        PORT MAP (
            interrupt => Net_740 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_L
        PORT MAP (
            interrupt => Net_250 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_F
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_960 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_R
        PORT MAP (
            interrupt => Net_259 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  132 :   60 :  192 : 68.75 %
  Unique P-terms              :  243 :  141 :  384 : 63.28 %
  Total P-terms               :  264 :      :      :        
  Datapath Cells              :   21 :    3 :   24 : 87.50 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   13 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.245ms
Tech Mapping phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Buzzer(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Echo_F(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Echo_L(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Echo_R(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Flag(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Grip_Servo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_Blue(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_Green(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_Red(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_bumper(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Lift_Servo(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_Backward(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_Forward(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : M2_Backward(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : M2_Forward(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PDiode(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Phase_LA(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Phase_LB(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Phase_RA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Phase_RB(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Reset(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Right_bumper(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Trigger_L(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Trigger_R(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 57% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 79% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Buzzer(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Echo_F(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Echo_L(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Echo_R(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Flag(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Grip_Servo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_Blue(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_Green(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_Red(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_bumper(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Lift_Servo(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_Backward(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_Forward(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : M2_Backward(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : M2_Forward(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PDiode(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Phase_LA(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Phase_LB(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Phase_RA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Phase_RB(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Reset(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Right_bumper(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_F(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Trigger_L(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Trigger_R(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2

Analog Placement phase: Elapsed time ==> 1s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[2]@[FFB(Comparator,2)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_954 {
    sc_2_vin
    agl2_x_sc_2_vin
    agl2
    agl2_x_p2_6
    p2_6
    agl5_x_sc_2_vin
    agl5
    agl5_x_vidac_2_iout
    vidac_2_iout
  }
  Net: Net_736 {
    sc_2_vout
    agl4_x_sc_2_vout
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_958 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \IDAC8:Net_124\ {
  }
  Net: Net_957 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    sc_2_bgref
    sc_2_bgref_x_sc_2_vref
    sc_2_vref
  }
  Net: __vref_1024_master__ {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    sc_2_bgref
    sc_2_bgref_x_sc_2_vref
    sc_2_vref
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_954
  agl2_x_sc_2_vin                                  -> Net_954
  agl2                                             -> Net_954
  agl2_x_p2_6                                      -> Net_954
  p2_6                                             -> Net_954
  agl5_x_sc_2_vin                                  -> Net_954
  agl5                                             -> Net_954
  agl5_x_vidac_2_iout                              -> Net_954
  vidac_2_iout                                     -> Net_954
  sc_2_vout                                        -> Net_736
  agl4_x_sc_2_vout                                 -> Net_736
  agl4                                             -> Net_736
  agl4_x_dsm_0_vplus                               -> Net_736
  dsm_0_vplus                                      -> Net_736
  common_vref_1024                                 -> Net_958
  comp_02_vref_1024                                -> Net_958
  comp_02_vref_1024_x_comp_2_vminus                -> Net_958
  comp_2_vminus                                    -> Net_958
  agl7_x_comp_2_vminus                             -> Net_958
  agl7                                             -> Net_958
  agl7_x_dsm_0_vminus                              -> Net_958
  dsm_0_vminus                                     -> Net_958
  sc_2_bgref                                       -> Net_957
  sc_2_bgref_x_sc_2_vref                           -> Net_957
  sc_2_vref                                        -> Net_957
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.38
                   Pterms :            5.35
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.38 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_965, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_965 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Lift:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:runmode_enable\ * \PWM_Lift:PWMUDB:tc_i\
        );
        Output = \PWM_Lift:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2730, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:runmode_enable\ * \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = Net_2730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Lift:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_Lift:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Lift:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Lift:PWMUDB:prevCompare1\ * \PWM_Lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_Lift:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \QuadDec_Right:Net_1251\ ,
        cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Right:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\PWM_Lift:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2689 ,
        status_3 => \PWM_Lift:PWMUDB:status_3\ ,
        status_2 => \PWM_Lift:PWMUDB:status_2\ ,
        status_0 => \PWM_Lift:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Right:Net_1203\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Lift:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2689 ,
        cs_addr_2 => \PWM_Lift:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Lift:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Lift:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Lift:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Lift:PWMUDB:status_3\ ,
        chain_in => \PWM_Lift:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Right:Net_1260\ ,
        clock => Net_601 ,
        status_6 => \QuadDec_Right:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Right:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Right:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Right:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Right:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Right:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_601 ,
        control_7 => \QuadDec_Right:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Right:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Right:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Right:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Right:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Right:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Right:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Right:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Right:Net_1260\ * \QuadDec_Right:Net_1203\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_530\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:Net_611\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Net_1275\ * !\QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251_split\
        );
        Output = \QuadDec_Right:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:Net_1203\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1203_split\
        );
        Output = \QuadDec_Right:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Right:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_601 ,
        status_3 => \QuadDec_Right:bQuadDec:error\ ,
        status_2 => \QuadDec_Right:Net_1260\ ,
        status_1 => \QuadDec_Right:Net_611\ ,
        status_0 => \QuadDec_Right:Net_530\ ,
        interrupt => Net_744 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_601 ,
        control_7 => \PWM_M2:PWMUDB:control_7\ ,
        control_6 => \PWM_M2:PWMUDB:control_6\ ,
        control_5 => \PWM_M2:PWMUDB:control_5\ ,
        control_4 => \PWM_M2:PWMUDB:control_4\ ,
        control_3 => \PWM_M2:PWMUDB:control_3\ ,
        control_2 => \PWM_M2:PWMUDB:control_2\ ,
        control_1 => \PWM_M2:PWMUDB:control_1\ ,
        control_0 => \PWM_M2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_258 ,
        cs_addr_1 => \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_ULTRASONIC_R:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_ULTRASONIC_R:TimerUDB:status_2\ ,
        chain_in => \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_258 ,
        clock => Net_1600 ,
        status_3 => \Timer_ULTRASONIC_R:TimerUDB:status_3\ ,
        status_2 => \Timer_ULTRASONIC_R:TimerUDB:status_2\ ,
        status_1 => \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_ULTRASONIC_R:TimerUDB:status_tc\ ,
        interrupt => Net_259 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Right:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
            + !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
            + !Net_258 * Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_258 * \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_R:TimerUDB:per_zero\
            + !Net_258 * \Timer_ULTRASONIC_R:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_R:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_R:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + Net_258 * \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Grip:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2689 ,
        cs_addr_2 => \PWM_Grip:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Grip:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Grip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1600 ,
        control_7 => \Timer_ULTRASONIC_R:TimerUDB:control_7\ ,
        control_6 => \Timer_ULTRASONIC_R:TimerUDB:control_6\ ,
        control_5 => \Timer_ULTRASONIC_R:TimerUDB:control_5\ ,
        control_4 => \Timer_ULTRASONIC_R:TimerUDB:control_4\ ,
        control_3 => \Timer_ULTRASONIC_R:TimerUDB:control_3\ ,
        control_2 => \Timer_ULTRASONIC_R:TimerUDB:control_2\ ,
        control_1 => \Timer_ULTRASONIC_R:TimerUDB:control_1\ ,
        control_0 => \Timer_ULTRASONIC_R:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_970 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_970
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_970 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_970 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \QuadDec_Right:Net_1251\ ,
        cs_addr_1 => \QuadDec_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Right:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Lift:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2689 ,
        cs_addr_2 => \PWM_Lift:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Lift:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Lift:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\
            + \QuadDec_Right:Net_1251\ * !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:Net_1251\ * \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\
            + \QuadDec_Right:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Lift:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2689 ,
        control_7 => \PWM_Lift:PWMUDB:control_7\ ,
        control_6 => \PWM_Lift:PWMUDB:control_6\ ,
        control_5 => \PWM_Lift:PWMUDB:control_5\ ,
        control_4 => \PWM_Lift:PWMUDB:control_4\ ,
        control_3 => \PWM_Lift:PWMUDB:control_3\ ,
        control_2 => \PWM_Lift:PWMUDB:control_2\ ,
        control_1 => \PWM_Lift:PWMUDB:control_1\ ,
        control_0 => \PWM_Lift:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_258 * !Net_260 * !\Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_1\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\
            + !Net_258 * !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:control_0\ * 
              \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\
            + Net_258 * \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
            + !Net_260 * \Timer_ULTRASONIC_R:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_R:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_260
        );
        Output = \Timer_ULTRASONIC_R:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Lift:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Lift:PWMUDB:control_7\
        );
        Output = \PWM_Lift:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_258 ,
        cs_addr_1 => \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_R:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Grip:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:control_7\
        );
        Output = \PWM_Grip:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Grip:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:runmode_enable\ * \PWM_Grip:PWMUDB:tc_i\
        );
        Output = \PWM_Grip:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2686, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:runmode_enable\ * \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = Net_2686 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Grip:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = \PWM_Grip:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Grip:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Grip:PWMUDB:prevCompare1\ * \PWM_Grip:PWMUDB:cmp1_less\
        );
        Output = \PWM_Grip:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Grip:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2689 ,
        cs_addr_2 => \PWM_Grip:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Grip:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Grip:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Grip:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Grip:PWMUDB:status_3\ ,
        chain_in => \PWM_Grip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Grip:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2689 ,
        status_3 => \PWM_Grip:PWMUDB:status_3\ ,
        status_2 => \PWM_Grip:PWMUDB:status_2\ ,
        status_0 => \PWM_Grip:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Grip:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2689 ,
        control_7 => \PWM_Grip:PWMUDB:control_7\ ,
        control_6 => \PWM_Grip:PWMUDB:control_6\ ,
        control_5 => \PWM_Grip:PWMUDB:control_5\ ,
        control_4 => \PWM_Grip:PWMUDB:control_4\ ,
        control_3 => \PWM_Grip:PWMUDB:control_3\ ,
        control_2 => \PWM_Grip:PWMUDB:control_2\ ,
        control_1 => \PWM_Grip:PWMUDB:control_1\ ,
        control_0 => \PWM_Grip:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1203_split\
        );
        Output = \QuadDec_Left:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:error\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\
            + \QuadDec_Left:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_568
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:Net_1203\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * \QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1275\ * !\QuadDec_Left:Net_1251\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ ,
        chain_in => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_Left:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_601 ,
        status_3 => \QuadDec_Left:bQuadDec:error\ ,
        status_2 => \QuadDec_Left:Net_1260\ ,
        status_1 => \QuadDec_Left:Net_611\ ,
        status_0 => \QuadDec_Left:Net_530\ ,
        interrupt => Net_740 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_601 ,
        control_7 => \PWM_M1:PWMUDB:control_7\ ,
        control_6 => \PWM_M1:PWMUDB:control_6\ ,
        control_5 => \PWM_M1:PWMUDB:control_5\ ,
        control_4 => \PWM_M1:PWMUDB:control_4\ ,
        control_3 => \PWM_M1:PWMUDB:control_3\ ,
        control_2 => \PWM_M1:PWMUDB:control_2\ ,
        control_1 => \PWM_M1:PWMUDB:control_1\ ,
        control_0 => \PWM_M1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \QuadDec_Left:Net_1251\ ,
        cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Left:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Left:Net_1260\ ,
        clock => Net_601 ,
        status_6 => \QuadDec_Left:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Left:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Left:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Left:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Left:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Left:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_741
        );
        Output = \QuadDec_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:error\
            + !\QuadDec_Right:Net_1260\ * !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_1\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              \QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:Net_1260\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              \QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
            + !\QuadDec_Right:bQuadDec:quad_A_filt\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Right:bQuadDec:error\ * 
              !\QuadDec_Right:bQuadDec:state_1\ * 
              !\QuadDec_Right:bQuadDec:state_0\
        );
        Output = \QuadDec_Right:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:Net_1251\ * !\QuadDec_Left:Net_1260\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + \QuadDec_Left:Net_1251_split\
        );
        Output = \QuadDec_Left:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_1596 ,
        cs_addr_1 => \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN8_0, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              !MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN9_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0
            + Net_1596 * MODIN8_0
        );
        Output = MODIN8_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_0\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              \QuadDec_Left:bQuadDec:state_1\
            + !\QuadDec_Left:Net_1260\ * \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              \QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
            + \QuadDec_Left:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Left:bQuadDec:error\ * 
              !\QuadDec_Left:bQuadDec:state_1\ * 
              !\QuadDec_Left:bQuadDec:state_0\
        );
        Output = \QuadDec_Left:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_249 ,
        clock => Net_1600 ,
        status_3 => \Timer_ULTRASONIC_L:TimerUDB:status_3\ ,
        status_2 => \Timer_ULTRASONIC_L:TimerUDB:status_2\ ,
        status_1 => \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_ULTRASONIC_L:TimerUDB:status_tc\ ,
        interrupt => Net_250 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              !MODIN11_0 * !MODIN12_1 * !MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              MODIN11_0 * !MODIN12_1 * MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              !MODIN11_0 * MODIN12_1 * !MODIN12_0
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN11_0 * MODIN12_1 * MODIN12_0
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_L:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
            + Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
            + Net_251 * !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_L:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_L:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_L:TimerUDB:per_zero\
            + !Net_249 * \Timer_ULTRASONIC_L:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251 * \Timer_ULTRASONIC_L:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_249 ,
        cs_addr_1 => \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1600 ,
        control_7 => \Timer_ULTRASONIC_L:TimerUDB:control_7\ ,
        control_6 => \Timer_ULTRASONIC_L:TimerUDB:control_6\ ,
        control_5 => \Timer_ULTRASONIC_L:TimerUDB:control_5\ ,
        control_4 => \Timer_ULTRASONIC_L:TimerUDB:control_4\ ,
        control_3 => \Timer_ULTRASONIC_L:TimerUDB:control_3\ ,
        control_2 => \Timer_ULTRASONIC_L:TimerUDB:control_2\ ,
        control_1 => MODIN12_1 ,
        control_0 => MODIN12_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_722, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_469 * !Net_481
        );
        Output = Net_722 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_723, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_469 * Net_481
        );
        Output = Net_723 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Left:bQuadDec:quad_B_filt\
            + \QuadDec_Left:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Left:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Left:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_469, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_469 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ ,
        chain_in => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_601 ,
        status_3 => \PWM_M1:PWMUDB:status_3\ ,
        status_2 => \PWM_M1:PWMUDB:status_2\ ,
        status_0 => \PWM_M1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\M1_Direction:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \M1_Direction:control_7\ ,
        control_6 => \M1_Direction:control_6\ ,
        control_5 => \M1_Direction:control_5\ ,
        control_4 => \M1_Direction:control_4\ ,
        control_3 => \M1_Direction:control_3\ ,
        control_2 => \M1_Direction:control_2\ ,
        control_1 => \M1_Direction:control_1\ ,
        control_0 => Net_481 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_724, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_483 * Net_482
        );
        Output = Net_724 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_725, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_483 * Net_482
        );
        Output = Net_725 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_569
        );
        Output = \QuadDec_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_482, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_482 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_601 ,
        status_3 => \PWM_M2:PWMUDB:status_3\ ,
        status_2 => \PWM_M2:PWMUDB:status_2\ ,
        status_0 => \PWM_M2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_742
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Net_1203\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_601 ,
        cs_addr_2 => \QuadDec_Left:Net_1251\ ,
        cs_addr_1 => \QuadDec_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Left:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_601 ,
        control_7 => \QuadDec_Left:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Left:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Left:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Left:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Left:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Left:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Left:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Left:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_F:TimerUDB:per_zero\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
            + Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
            + Net_160 * !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:control_7\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:per_zero\ * 
              !\Timer_ULTRASONIC_F:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * 
              \Timer_ULTRASONIC_F:TimerUDB:run_mode\ * 
              \Timer_ULTRASONIC_F:TimerUDB:per_zero\
            + !Net_1596 * \Timer_ULTRASONIC_F:TimerUDB:trig_disable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_160 * \Timer_ULTRASONIC_F:TimerUDB:control_7\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Right:bQuadDec:quad_B_filt\
            + \QuadDec_Right:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Right:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Right:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_601) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_1596 ,
        cs_addr_1 => \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_ULTRASONIC_F:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_ULTRASONIC_F:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_ULTRASONIC_F:TimerUDB:status_2\ ,
        chain_in => \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\M2_Direction:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \M2_Direction:control_7\ ,
        control_6 => \M2_Direction:control_6\ ,
        control_5 => \M2_Direction:control_5\ ,
        control_4 => \M2_Direction:control_4\ ,
        control_3 => \M2_Direction:control_3\ ,
        control_2 => \M2_Direction:control_2\ ,
        control_1 => \M2_Direction:control_1\ ,
        control_0 => Net_483 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN8_1, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0 * 
              MODIN9_1
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_0 * 
              !MODIN9_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN8_0
            + !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN9_1 * !MODIN9_0
            + Net_1596 * MODIN8_1
        );
        Output = MODIN8_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_160 * \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              !MODIN8_0 * !MODIN9_1 * !MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * !MODIN8_1 * 
              MODIN8_0 * !MODIN9_1 * MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              !MODIN8_0 * MODIN9_1 * !MODIN9_0
            + !Net_160 * !Net_1596 * 
              \Timer_ULTRASONIC_F:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ * MODIN8_1 * 
              MODIN8_0 * MODIN9_1 * MODIN9_0
        );
        Output = \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer_ULTRASONIC_F:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1596 ,
        clock => Net_1600 ,
        status_3 => \Timer_ULTRASONIC_F:TimerUDB:status_3\ ,
        status_2 => \Timer_ULTRASONIC_F:TimerUDB:status_2\ ,
        status_1 => \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_ULTRASONIC_F:TimerUDB:status_tc\ ,
        interrupt => Net_161 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_ULTRASONIC_F:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1600 ,
        control_7 => \Timer_ULTRASONIC_F:TimerUDB:control_7\ ,
        control_6 => \Timer_ULTRASONIC_F:TimerUDB:control_6\ ,
        control_5 => \Timer_ULTRASONIC_F:TimerUDB:control_5\ ,
        control_4 => \Timer_ULTRASONIC_F:TimerUDB:control_4\ ,
        control_3 => \Timer_ULTRASONIC_F:TimerUDB:control_3\ ,
        control_2 => \Timer_ULTRASONIC_F:TimerUDB:control_2\ ,
        control_1 => MODIN9_1 ,
        control_0 => MODIN9_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN11_0, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * !MODIN11_1 * 
              MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              !MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN12_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0
            + Net_249 * MODIN11_0
        );
        Output = MODIN11_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_ULTRASONIC_L:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \Timer_ULTRASONIC_L:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN11_1, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1600) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0 * 
              MODIN12_1
            + !Net_251 * !Net_249 * 
              \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_0 * 
              !MODIN12_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN11_0
            + !Net_251 * \Timer_ULTRASONIC_L:TimerUDB:capture_last\ * 
              \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ * MODIN11_1 * 
              MODIN12_1 * !MODIN12_0
            + Net_249 * MODIN11_1
        );
        Output = MODIN11_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1600 ,
        cs_addr_2 => Net_249 ,
        cs_addr_1 => \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
        f0_load => \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_ULTRASONIC_L:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_ULTRASONIC_L:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_ULTRASONIC_L:TimerUDB:status_2\ ,
        chain_in => \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_Left:isr\
        PORT MAP (
            interrupt => Net_740 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_Right:isr\
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_F
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_L
        PORT MAP (
            interrupt => Net_250 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_R
        PORT MAP (
            interrupt => Net_259 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_960 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset(0)__PA ,
        pad => Reset(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Echo_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_F(0)__PA ,
        fb => Net_160 ,
        pad => Echo_F(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_L(0)__PA ,
        fb => Net_251 ,
        pad => Echo_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Red(0)__PA ,
        pad => LED_Red(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Green(0)__PA ,
        pad => LED_Green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Blue(0)__PA ,
        pad => LED_Blue(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Grip_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Grip_Servo(0)__PA ,
        pin_input => Net_2686 ,
        pad => Grip_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Lift_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lift_Servo(0)__PA ,
        pin_input => Net_2730 ,
        pad => Lift_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_bumper(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_bumper(0)__PA ,
        pad => Right_bumper(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_bumper(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_bumper(0)__PA ,
        pad => Left_bumper(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Flag(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Flag(0)__PA ,
        pad => Flag(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer(0)__PA ,
        pad => Buzzer(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trigger_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_L(0)__PA ,
        fb => Net_249 ,
        pad => Trigger_L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PDiode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PDiode(0)__PA ,
        analog_term => Net_954 ,
        pad => PDiode(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_F(0)__PA ,
        fb => Net_1596 ,
        pad => Trigger_F(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = M2_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_Forward(0)__PA ,
        pin_input => Net_725 ,
        pad => M2_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2_Backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_Backward(0)__PA ,
        pin_input => Net_724 ,
        pad => M2_Backward(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Phase_LA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_LA(0)__PA ,
        fb => Net_568 ,
        pad => Phase_LA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Phase_LB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_LB(0)__PA ,
        fb => Net_569 ,
        pad => Phase_LB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_Forward(0)__PA ,
        pin_input => Net_723 ,
        pad => M1_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_Backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_Backward(0)__PA ,
        pin_input => Net_722 ,
        pad => M1_Backward(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Phase_RA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_RA(0)__PA ,
        fb => Net_741 ,
        pad => Phase_RA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Phase_RB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_RB(0)__PA ,
        fb => Net_742 ,
        pad => Phase_RB(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_970 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_965 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = Echo_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_R(0)__PA ,
        fb => Net_260 ,
        pad => Echo_R(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trigger_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_R(0)__PA ,
        fb => Net_258 ,
        pad => Trigger_R(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_601 ,
            dclk_1 => Net_601_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => Net_1600 ,
            dclk_2 => Net_1600_local ,
            dclk_glb_3 => Net_2689 ,
            dclk_3 => Net_2689_local ,
            dclk_glb_4 => \UART:Net_9\ ,
            dclk_4 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_958 );
        Properties:
        {
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_736 ,
            vminus => Net_958 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_960 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_957 ,
            vin => Net_954 ,
            modout => \TIA:Net_60\ ,
            vout => Net_736 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC8:viDAC8\
        PORT MAP (
            vout => \IDAC8:Net_124\ ,
            iout => Net_954 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_957 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_958 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |        Reset(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       Echo_F(0) | FB(Net_160)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       Echo_L(0) | FB(Net_251)
     |   5 |     * |      NONE |         CMOS_OUT |      LED_Red(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    LED_Green(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |     LED_Blue(0) | 
-----+-----+-------+-----------+------------------+-----------------+----------------
   1 |   4 |     * |      NONE |         CMOS_OUT |   Grip_Servo(0) | In(Net_2686)
     |   5 |     * |      NONE |         CMOS_OUT |   Lift_Servo(0) | In(Net_2730)
     |   6 |     * |      NONE |      RES_PULL_UP | Right_bumper(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |  Left_bumper(0) | 
-----+-----+-------+-----------+------------------+-----------------+----------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |         Flag(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |       Buzzer(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Trigger_L(0) | FB(Net_249)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       PDiode(0) | Analog(Net_954)
     |   7 |     * |      NONE |         CMOS_OUT |    Trigger_F(0) | FB(Net_1596)
-----+-----+-------+-----------+------------------+-----------------+----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |   M2_Forward(0) | In(Net_725)
     |   1 |     * |      NONE |         CMOS_OUT |  M2_Backward(0) | In(Net_724)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     Phase_LA(0) | FB(Net_568)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     Phase_LB(0) | FB(Net_569)
     |   4 |     * |      NONE |         CMOS_OUT |   M1_Forward(0) | In(Net_723)
     |   5 |     * |      NONE |         CMOS_OUT |  M1_Backward(0) | In(Net_722)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     Phase_RA(0) | FB(Net_741)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |     Phase_RB(0) | FB(Net_742)
-----+-----+-------+-----------+------------------+-----------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_970)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_965)
-----+-----+-------+-----------+------------------+-----------------+----------------
  15 |   1 |     * |      NONE |     HI_Z_DIGITAL |       Echo_R(0) | FB(Net_260)
     |   5 |     * |      NONE |         CMOS_OUT |    Trigger_R(0) | FB(Net_258)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.120ms
Digital Placement phase: Elapsed time ==> 3s.942ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Final Code_r.vh2" --pcf-path "Final Code.pco" --des-name "Final Code" --dsf-path "Final Code.dsf" --sdc-path "Final Code.sdc" --lib-path "Final Code_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.675ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Final Code_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.885ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.540ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.542ms
API generation phase: Elapsed time ==> 3s.595ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
