$date
	Sun Oct 23 06:06:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#373276
b101 !
1"
#373278
b101 &
b101 %
1$
#373279
0"
#373282
b10000 &
b10000 %
#373286
b1000 &
b1000 %
#373290
b100 &
b100 %
#373294
b10 &
b10 %
#373298
b1 &
b1 %
1#
#373302
b0 &
0#
b0 %
0$
#1404924
b10 !
1"
#1404926
b10 &
b10 %
1$
#1404927
0"
#1404930
b1 &
b1 %
1#
#1404934
b0 &
0#
b0 %
0$
#2374745
b11001 !
1"
#2374746
b11001 &
b11001 %
1$
#2374747
0"
#2374750
b1001100 &
b1001100 %
#2374754
b100110 &
b100110 %
#2374758
b10011 &
b10011 %
#2374762
b111010 &
b111010 %
#2374766
b11101 &
b11101 %
#2374770
b1011000 &
b1011000 %
#2374774
b101100 &
b101100 %
#2374778
b10110 &
b10110 %
#2374782
b1011 &
b1011 %
#2374786
b100010 &
b100010 %
#2374790
b10001 &
b10001 %
#2374794
b110100 &
b110100 %
#2374798
b11010 &
b11010 %
#2374802
b1101 &
b1101 %
#2374806
b101000 &
b101000 %
#2374810
b10100 &
b10100 %
#2374814
b1010 &
b1010 %
#2374818
b101 &
b101 %
#2374822
b10000 &
b10000 %
#2374826
b1000 &
b1000 %
#2374830
b100 &
b100 %
#2374834
b10 &
b10 %
#2374838
b1 &
1#
b1 %
#2374842
b0 &
b0 %
0#
0$
#4500012
