

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:12:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ProductPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |               Instance               |           Module           |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_matrixmul_Pipeline_Product_fu_81  |matrixmul_Pipeline_Product  |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |      105|      105|        35|          -|          -|     3|        no|
        | + Col    |       33|       33|        11|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|      92|     132|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      49|    -|
|Register         |        -|     -|      22|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     114|     241|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Product_fu_81  |matrixmul_Pipeline_Product  |        0|   1|  92|  132|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   1|  92|  132|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_107_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_137_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln28_fu_147_p2   |         +|   0|  0|  12|           4|           4|
    |sub_ln26_fu_125_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_101_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln21_fu_131_p2  |      icmp|   0|  0|   9|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  60|          16|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |i_fu_48    |   9|          2|    2|          4|
    |j_reg_69   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  49|         10|    5|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |add_ln19_reg_180                                   |  2|   0|    2|          0|
    |add_ln21_reg_194                                   |  2|   0|    2|          0|
    |add_ln28_reg_199                                   |  4|   0|    4|          0|
    |ap_CS_fsm                                          |  5|   0|    5|          0|
    |grp_matrixmul_Pipeline_Product_fu_81_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_48                                            |  2|   0|    2|          0|
    |j_reg_69                                           |  2|   0|    2|          0|
    |sub_ln26_reg_185                                   |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 22|   0|   22|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

