<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2020-04-29 09:53</h4><div class='centered'><table><div class='source-name-title'><pre>/home/alxndr/qemu/include/standard-headers/linux/pci_regs.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L36'>jump to first uncovered line</a>)</pre></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  PCI standard defines</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  Copyright 1994, Drew Eckhardt</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  Copyright 1997--1999 Martin Mares &lt;mj@ucw.cz&gt;</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  For more information, please consult the following manuals (look at</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  http://www.pcisig.com/ for how to get them):</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  PCI BIOS Specification</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  PCI Local Bus Specification</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  PCI to PCI Bridge Specification</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  PCI System Design Guide</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  For HyperTransport information, please consult the following manuals</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  from http://www.hypertransport.org :</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  The HyperTransport I/O Link Specification</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LINUX_PCI_REGS_H</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LINUX_PCI_REGS_H</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Conventional PCI and PCI-X Mode 1 devices have 256 bytes of</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * configuration space.  PCI-X Mode 2 and PCIe devices have 4096 bytes of</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * configuration space.</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CFG_SPACE_SIZE  256</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CFG_SPACE_EXP_SIZE  4096</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Under PCI, each device has 256 bytes of configuration address space,</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * of which the first 64 bytes are standardized as follows:</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_STD_HEADER_SIZEOF <span class='red'>64</span></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_STD_NUM_BARS  6 /* Number of standard BARs */</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>#define PCI_VENDOR_ID   0x00  /* 16 bits */</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>#define PCI_DEVICE_ID   0x02  /* 16 bits */</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>#define PCI_COMMAND   0x04  /* 16 bits */</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>#define  PCI_COMMAND_IO   0x1  /* Enable response in I/O space */</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>335k</pre></td><td class='code'><pre>#define  PCI_COMMAND_MEMORY 0x2  /* Enable response in Memory space */</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>264k</pre></td><td class='code'><pre>#define  PCI_COMMAND_MASTER 0x4  /* Enable bus mastering */</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_SPECIAL  0x8 /* Enable response to special cycles */</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_INVALIDATE 0x10  /* Use memory write and invalidate */</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_PARITY 0x40  /* Enable parity checking */</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_WAIT 0x80  /* Enable address/data stepping */</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_COMMAND_SERR 0x100  /* Enable SERR */</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_COMMAND_FAST_BACK  0x200 /* Enable back-to-back writes */</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>3.97M</pre></td><td class='code'><pre>#define  PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>405k</pre></td><td class='code'><pre>#define PCI_STATUS    0x06  /* 16 bits */</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_STATUS_IMM_READY 0x01  /* Immediate Readiness */</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>401k</pre></td><td class='code'><pre>#define  PCI_STATUS_INTERRUPT 0x08  /* Interrupt status */</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>#define  PCI_STATUS_CAP_LIST  0x10  /* Support Capability List */</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_STATUS_66MHZ <span class='red'>0x20</span>  /* Support 66 MHz PCI 2.1 bus */</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_STATUS_UDF   0x40  /* Support User Definable Features [obsolete] */</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>#define  PCI_STATUS_FAST_BACK 0x80  /* Accept fast-back to back */</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_PARITY  0x100  /* Detected parity error */</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_STATUS_DEVSEL_FAST   0x000</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>#define  PCI_STATUS_DEVSEL_MEDIUM 0x200</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>#define  PCI_STATUS_DEVSEL_SLOW   0x400</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_SIG_TARGET_ABORT  0x800 /* Set on target abort */</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_REC_TARGET_ABORT  0x1000 /* Master ack of &quot; */</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_REC_MASTER_ABORT  0x2000 /* Set on master abort */</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_SIG_SYSTEM_ERROR  0x4000 /* Set when we drive SERR */</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>#define  PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CLASS_REVISION  0x08  /* High 24 bits are class, low 8 revision */</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>#define PCI_REVISION_ID   0x08  /* Revision ID */</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>743</pre></td><td class='code'><pre>#define PCI_CLASS_PROG    0x09  /* Reg. Level Programming Interface */</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>#define PCI_CLASS_DEVICE  0x0a  /* Device class */</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>#define PCI_CACHE_LINE_SIZE 0x0c  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>#define PCI_LATENCY_TIMER 0x0d  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>83.3k</pre></td><td class='code'><pre>#define PCI_HEADER_TYPE   0x0e  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_HEADER_TYPE_NORMAL   <span class='red'>0</span></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>82.4k</pre></td><td class='code'><pre>#define  PCI_HEADER_TYPE_BRIDGE   1</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_HEADER_TYPE_CARDBUS  <span class='red'>2</span></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_BIST    0x0f  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_BIST_CODE_MASK 0x0f  /* Return result */</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_BIST_START   0x40  /* 1 to start BIST, 2 secs or less */</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_BIST_CAPABLE 0x80  /* 1 if BIST capable */</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Base addresses specify locations in memory or I/O space.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Decoded size can be determined by writing a value of</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * 0xffffffff to the register, and reading it back.  Only</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * 1 bits are decoded.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_0  0x10  /* 32 bits */</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_1  0x14  /* 32 bits [htype 0,1 only] */</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_2  0x18  /* 32 bits [htype 0 only] */</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_3  0x1c  /* 32 bits */</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_4  0x20  /* 32 bits */</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_BASE_ADDRESS_5  0x24  /* 32 bits */</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_SPACE   0x01  /* 0 = memory, 1 = I/O */</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>475k</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_SPACE_IO  0x01</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_SPACE_MEMORY  0x00</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_TYPE_32 <span class='red'>0x00</span>  /* 32 bit address */</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02  /* Below 1M [obsolete] */</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>465k</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_TYPE_64 0x04  /* 64 bit address */</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_PREFETCH  0x08  /* prefetchable? */</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>1.62k</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_MEM_MASK  (~0x0fUL)</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>#define  PCI_BASE_ADDRESS_IO_MASK (~0x03UL)</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* bit 1 is reserved if address_space = 1 */</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Header type 0 (normal devices) */</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CARDBUS_CIS   0x28</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>631</pre></td><td class='code'><pre>#define PCI_SUBSYSTEM_VENDOR_ID 0x2c</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>645</pre></td><td class='code'><pre>#define PCI_SUBSYSTEM_ID  0x2e</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>3.46M</pre></td><td class='code'><pre>#define PCI_ROM_ADDRESS   0x30  /* Bits 31..11 are address, 10..1 reserved */</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>65.5k</pre></td><td class='code'><pre>#define  PCI_ROM_ADDRESS_ENABLE 0x01</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ROM_ADDRESS_MASK  <span class='red'>(~0x7ffU)</span></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>#define PCI_CAPABILITY_LIST 0x34  /* Offset of first capability list entry */</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x35-0x3b are reserved */</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>#define PCI_INTERRUPT_LINE  0x3c  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>6.91M</pre></td><td class='code'><pre>#define PCI_INTERRUPT_PIN 0x3d  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>#define PCI_MIN_GNT   0x3e  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>#define PCI_MAX_LAT   0x3f  /* 8 bits */</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Header type 1 (PCI-to-PCI bridges) */</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_PRIMARY_BUS   <span class='red'>0x18</span>  /* Primary bus number */</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SECONDARY_BUS <span class='red'>0x19</span>  /* Secondary bus number */</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SUBORDINATE_BUS <span class='red'>0x1a</span>  /* Highest bus number behind the bridge */</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SEC_LATENCY_TIMER <span class='red'>0x1b</span>  /* Latency timer for secondary interface */</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_IO_BASE   <span class='red'>0x1c</span>  /* I/O range behind the bridge */</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_IO_LIMIT    <span class='red'>0x1d</span></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_IO_RANGE_TYPE_MASK <span class='red'>0x0fUL</span>  /* I/O bridging type */</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_IO_RANGE_TYPE_16 <span class='red'>0x00</span></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_IO_RANGE_TYPE_32 <span class='red'>0x01</span></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_IO_RANGE_MASK  <span class='red'>(~0x0fUL)</span> /* Standard 4K I/O windows */</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_IO_1K_RANGE_MASK (~0x03UL) /* Intel 1K I/O windows */</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SEC_STATUS    <span class='red'>0x1e</span>  /* Secondary status register, only bit 14 used */</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MEMORY_BASE   <span class='red'>0x20</span>  /* Memory range behind */</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MEMORY_LIMIT  <span class='red'>0x22</span></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_MEMORY_RANGE_MASK  <span class='red'>(~0x0fUL)</span></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_PREF_MEMORY_BASE  <span class='red'>0x24</span>  /* Prefetchable memory range behind */</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_PREF_MEMORY_LIMIT <span class='red'>0x26</span></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_PREF_RANGE_TYPE_MASK <span class='red'>0x0fUL</span></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PREF_RANGE_TYPE_32 0x00</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_PREF_RANGE_TYPE_64 <span class='red'>0x01</span></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_PREF_RANGE_MASK  <span class='red'>(~0x0fUL)</span></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_PREF_BASE_UPPER32 <span class='red'>0x28</span>  /* Upper half of prefetchable memory range */</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_PREF_LIMIT_UPPER32  <span class='red'>0x2c</span></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_IO_BASE_UPPER16 <span class='red'>0x30</span>  /* Upper half of I/O addresses */</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_IO_LIMIT_UPPER16  <span class='red'>0x32</span></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x34 same as for htype 0 */</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x35-0x3b is reserved */</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>3.36M</pre></td><td class='code'><pre>#define PCI_ROM_ADDRESS1  0x38  /* Same as PCI_ROM_ADDRESS, but for htype 1 */</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x3c-0x3d are same as for htype 0 */</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_BRIDGE_CONTROL  <span class='red'>0x3e</span></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_PARITY  <span class='red'>0x01</span>  /* Enable parity detection on secondary interface */</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_SERR  <span class='red'>0x02</span>  /* The same for SERR forwarding */</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_ISA <span class='red'>0x04</span>  /* Enable ISA mode */</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_VGA <span class='red'>0x08</span>  /* Forward VGA addresses */</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_MASTER_ABORT  <span class='red'>0x20</span>  /* Report master aborts */</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_BUS_RESET <span class='red'>0x40</span>  /* Secondary bus reset */</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_BRIDGE_CTL_FAST_BACK <span class='red'>0x80</span>  /* Fast Back2Back enabled on secondary interface */</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Header type 2 (CardBus bridges) */</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_CAPABILITY_LIST  0x14</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x15 reserved */</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_SEC_STATUS 0x16  /* Secondary status */</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_PRIMARY_BUS  0x18  /* PCI bus number */</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_CARD_BUS   0x19  /* CardBus bus number */</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_SUBORDINATE_BUS  0x1a  /* Subordinate bus number */</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_LATENCY_TIMER  0x1b  /* CardBus latency timer */</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_MEMORY_BASE_0  0x1c</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_MEMORY_LIMIT_0 0x20</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_MEMORY_BASE_1  0x24</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_MEMORY_LIMIT_1 0x28</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_BASE_0  0x2c</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_BASE_0_HI 0x2e</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_LIMIT_0 0x30</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_LIMIT_0_HI  0x32</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_BASE_1  0x34</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_BASE_1_HI 0x36</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_LIMIT_1 0x38</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_IO_LIMIT_1_HI  0x3a</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_IO_RANGE_MASK (~0x03UL)</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x3c-0x3d are same as for htype 0 */</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_BRIDGE_CONTROL 0x3e</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_PARITY 0x01  /* Similar to standard bridge control register */</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_SERR   0x02</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_ISA    0x04</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_VGA    0x08</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_CB_RESET 0x40  /* CardBus reset */</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_16BIT_INT  0x80  /* Enable interrupt for 16-bit cards */</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100  /* Prefetch enable for both memory regions */</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CB_BRIDGE_CTL_POST_WRITES  0x400</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_CB_SUBSYSTEM_VENDOR_ID  <span class='red'>0x40</span></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_CB_SUBSYSTEM_ID   <span class='red'>0x42</span></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CB_LEGACY_MODE_BASE   0x44  /* 16-bit PC Card legacy mode base address (ExCa) */</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x48-0x7f reserved */</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Capability lists */</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>#define PCI_CAP_LIST_ID   0  /* Capability ID */</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>#define  PCI_CAP_ID_PM    0x01  /* Power Management */</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_AGP   0x02  /* Accelerated Graphics Port */</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_VPD   0x03  /* Vital Product Data */</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_CAP_ID_SLOTID  <span class='red'>0x04</span>  /* Slot Identification */</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>#define  PCI_CAP_ID_MSI   0x05  /* Message Signalled Interrupts */</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_CHSWP 0x06  /* CompactPCI HotSwap */</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_PCIX  0x07  /* PCI-X */</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_CAP_ID_HT    <span class='red'>0x08</span>  /* HyperTransport */</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>#define  PCI_CAP_ID_VNDR  0x09  /* Vendor-Specific */</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_DBG   0x0A  /* Debug port */</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_CCRC  0x0B  /* CompactPCI Central Resource Control */</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_CAP_ID_SHPC  <span class='red'>0x0C</span>  /* PCI Standard Hot-Plug Controller */</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_CAP_ID_SSVID <span class='red'>0x0D</span>  /* Bridge subsystem vendor/device ID */</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_AGP3  0x0E  /* AGP Target PCI-PCI bridge */</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_SECDEV  0x0F  /* Secure Device */</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define  PCI_CAP_ID_EXP   0x10  /* PCI Express */</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>#define  PCI_CAP_ID_MSIX  0x11  /* MSI-X */</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>#define  PCI_CAP_ID_SATA  0x12  /* SATA Data/Index Conf. */</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_CAP_ID_AF    <span class='red'>0x13</span>  /* PCI Advanced Features */</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_EA    0x14  /* PCI Enhanced Allocation */</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CAP_ID_MAX   PCI_CAP_ID_EA</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>#define PCI_CAP_LIST_NEXT 1  /* Next capability in the list */</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>#define PCI_CAP_FLAGS   2  /* Capability defined flags (16 bits) */</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_SIZEOF    4</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Power Management Registers */</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>#define PCI_PM_PMC    2  /* PM Capabilities Register */</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_VER_MASK  0x0007  /* Version */</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_CLOCK 0x0008  /* PME clock required */</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_RESERVED    0x0010  /* Reserved field */</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_PM_CAP_DSI   0x0020  /* Device specific initialization */</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_AUX_POWER 0x01C0  /* Auxiliary power support mask */</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_D1    0x0200  /* D1 power state support */</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_D2    0x0400  /* D2 power state support */</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME   0x0800  /* PME pin supported */</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_MASK  0xF800  /* PME Mask of all supported states */</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_D0  0x0800  /* PME# from D0 */</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_D1  0x1000  /* PME# from D1 */</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_D2  0x2000  /* PME# from D2 */</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_D3  0x4000  /* PME# from D3 (hot) */</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_D3cold  0x8000  /* PME# from D3 (cold) */</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CAP_PME_SHIFT 11  /* Start of the PME Mask in PMC */</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define PCI_PM_CTRL   4  /* PM control and status register */</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_PM_CTRL_STATE_MASK 0x0003  /* Current power state (D0 to D3) */</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_PM_CTRL_NO_SOFT_RESET  <span class='red'>0x0008</span>  /* No reset for D3hot-&gt;D0 */</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_PM_CTRL_PME_ENABLE 0x0100  /* PME pin enable */</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_PM_CTRL_DATA_SEL_MASK  0x1e00  /* Data select (??) */</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_CTRL_DATA_SCALE_MASK  0x6000  /* Data scale (??) */</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_PM_CTRL_PME_STATUS 0x8000  /* PME pin status */</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_PPB_B2_B3 0x40  /* Stop clock when in D3hot (??) */</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PM_BPCC_ENABLE 0x80  /* Bus power/clock control enable (??) */</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PM_DATA_REGISTER  7 /* (??) */</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>#define PCI_PM_SIZEOF   8</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* AGP registers */</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AGP_VERSION   2 /* BCD version number */</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AGP_RFU   3 /* Rest of capability flags */</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AGP_STATUS    4 /* Status register */</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_RQ_MASK 0xff000000  /* Maximum number of requests - 1 */</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_SBA 0x0200  /* Sideband addressing supported */</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_64BIT 0x0020  /* 64-bit addressing supported */</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_FW  0x0010  /* FW transfers supported */</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_RATE4 0x0004  /* 4x transfer rate supported */</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_RATE2 0x0002  /* 2x transfer rate supported */</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_STATUS_RATE1 0x0001  /* 1x transfer rate supported */</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AGP_COMMAND   8 /* Control register */</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_RQ_MASK 0xff000000  /* Master: Maximum number of requests */</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_SBA  0x0200  /* Sideband addressing enabled */</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_AGP  0x0100  /* Allow processing of AGP transactions */</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_64BIT  0x0020  /* Allow processing of 64-bit addresses */</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_FW 0x0010  /* Force FW transfers */</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_RATE4  0x0004  /* Use 4x rate */</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_RATE2  0x0002  /* Use 2x rate */</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AGP_COMMAND_RATE1  0x0001  /* Use 1x rate */</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AGP_SIZEOF    12</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Vital Product Data */</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VPD_ADDR    2 /* Address to access (15 bits!) */</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VPD_ADDR_MASK  0x7fff  /* Address mask */</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VPD_ADDR_F   0x8000  /* Write 0, 1 indicates completion */</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VPD_DATA    4 /* 32-bits of data returned here */</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_VPD_SIZEOF  8</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Slot Identification */</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SID_ESR   <span class='red'>2</span>  /* Expansion Slot Register */</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_SID_ESR_NSLOTS <span class='red'>0x1f</span>  /* Number of expansion slots available */</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_SID_ESR_FIC  <span class='red'>0x20</span>  /* First In Chassis Flag */</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_SID_CHASSIS_NR  <span class='red'>3</span>  /* Chassis Number */</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Message Signalled Interrupt registers */</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>34.4M</pre></td><td class='code'><pre>#define PCI_MSI_FLAGS   2  /* Message Control */</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>30.9M</pre></td><td class='code'><pre>#define  PCI_MSI_FLAGS_ENABLE 0x0001  /* MSI feature enabled */</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>#define  PCI_MSI_FLAGS_QMASK  0x000e  /* Maximum queue size available */</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>51.9k</pre></td><td class='code'><pre>#define  PCI_MSI_FLAGS_QSIZE  0x0070  /* Message queue size configured */</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>9.27M</pre></td><td class='code'><pre>#define  PCI_MSI_FLAGS_64BIT  0x0080  /* 64-bit addresses allowed */</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>6.40M</pre></td><td class='code'><pre>#define  PCI_MSI_FLAGS_MASKBIT  0x0100  /* Per-vector masking capable */</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_MSI_RFU   3 /* Rest of capability flags */</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>5.00k</pre></td><td class='code'><pre>#define PCI_MSI_ADDRESS_LO  4  /* Lower 32 bits */</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>268</pre></td><td class='code'><pre>#define PCI_MSI_ADDRESS_HI  8  /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSI_DATA_32   <span class='red'>8</span>  /* 16 bits of data for 32-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSI_MASK_32   <span class='red'>12</span>  /* Mask bits register for 32-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSI_PENDING_32  <span class='red'>16</span>  /* Pending intrs for 32-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>5.00k</pre></td><td class='code'><pre>#define PCI_MSI_DATA_64   12  /* 16 bits of data for 64-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSI_MASK_64   <span class='red'>16</span>  /* Mask bits register for 64-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSI_PENDING_64  <span class='red'>20</span>  /* Pending intrs for 64-bit devices */</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* MSI-X registers (in MSI-X capability) */</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>59.4M</pre></td><td class='code'><pre>#define PCI_MSIX_FLAGS    2  /* Message Control */</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>#define  PCI_MSIX_FLAGS_QSIZE 0x07FF  /* Table size */</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>#define  PCI_MSIX_FLAGS_MASKALL 0x4000  /* Mask all vectors for this function */</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>55.8M</pre></td><td class='code'><pre>#define  PCI_MSIX_FLAGS_ENABLE  0x8000  /* MSI-X enable */</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>#define PCI_MSIX_TABLE    4  /* Table offset */</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_MSIX_TABLE_BIR 0x00000007 /* BAR index */</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_MSIX_TABLE_OFFSET  0xfffffff8 /* Offset into specified BAR */</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>#define PCI_MSIX_PBA    8  /* Pending Bit Array offset */</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>#define  PCI_MSIX_PBA_BIR 0x00000007 /* BAR index */</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_MSIX_PBA_OFFSET  0xfffffff8 /* Offset into specified BAR */</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>#define PCI_MSIX_FLAGS_BIRMASK  PCI_MSIX_PBA_BIR /* deprecated */</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_MSIX_SIZEOF 12  /* size of MSIX registers */</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* MSI-X Table entry format (in memory mapped by a BAR) */</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>607k</pre></td><td class='code'><pre>#define PCI_MSIX_ENTRY_SIZE   16</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>#define PCI_MSIX_ENTRY_LOWER_ADDR 0  /* Message Address */</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_MSIX_ENTRY_UPPER_ADDR <span class='red'>4</span>  /* Message Upper Address */</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>#define PCI_MSIX_ENTRY_DATA   8  /* Message Data */</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>414k</pre></td><td class='code'><pre>#define PCI_MSIX_ENTRY_VECTOR_CTRL  12 /* Vector Control */</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>849k</pre></td><td class='code'><pre>#define  PCI_MSIX_ENTRY_CTRL_MASKBIT  0x00000001</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* CompactPCI Hotswap Register */</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CHSWP_CSR   2 /* Control and Status Register */</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_DHA    0x01  /* Device Hiding Arm */</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_EIM    0x02  /* ENUM# Signal Mask */</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_PIE    0x04  /* Pending Insert or Extract */</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_LOO    0x08  /* LED On / Off */</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_PI   0x30  /* Programming Interface */</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_EXT    0x40  /* ENUM# status - extraction */</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_CHSWP_INS    0x80  /* ENUM# status - insertion */</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI Advanced Feature registers */</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AF_LENGTH   2</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_AF_CAP    <span class='red'>3</span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_AF_CAP_TP    <span class='red'>0x01</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_AF_CAP_FLR   <span class='red'>0x02</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AF_CTRL   4</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AF_CTRL_FLR  0x01</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_AF_STATUS   5</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_AF_STATUS_TP 0x01</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_AF_SIZEOF 6 /* size of AF registers */</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI Enhanced Allocation registers */</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_NUM_ENT    2 /* Number of Capability Entries */</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_NUM_ENT_MASK  0x3f  /* Num Entries Mask */</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_FIRST_ENT  4 /* First EA Entry in List */</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_FIRST_ENT_BRIDGE 8 /* First EA Entry for Bridges */</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_ES    0x00000007 /* Entry Size */</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_BEI   0x000000f0 /* BAR Equivalent Indicator */</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* EA fixed Secondary and Subordinate bus numbers for Bridge */</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_SEC_BUS_MASK 0xff</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_SUB_BUS_MASK 0xff00</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_SUB_BUS_SHIFT  8</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0-5 map to BARs 0-5 respectively */</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_BAR0   0</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_BAR5   5</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_BRIDGE   6 /* Resource behind bridge */</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_ENI    7 /* Equivalent Not Indicated */</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_ROM    8 /* Expansion ROM */</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 9-14 map to VF BARs 0-5 respectively */</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_VF_BAR0    9</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_VF_BAR5    14</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_BEI_RESERVED   15  /* Reserved - Treat like ENI */</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_PP    0x0000ff00  /* Primary Properties */</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_SP    0x00ff0000  /* Secondary Properties */</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_MEM      0x00  /* Non-Prefetch Memory */</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_MEM_PREFETCH   0x01  /* Prefetchable Memory */</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_IO     0x02  /* I/O Space */</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_VF_MEM_PREFETCH  0x03  /* VF Prefetchable Memory */</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_VF_MEM   0x04  /* VF Non-Prefetch Memory */</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_BRIDGE_MEM   0x05  /* Bridge Non-Prefetch Memory */</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_BRIDGE_MEM_PREFETCH  0x06  /* Bridge Prefetchable Memory */</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_BRIDGE_IO    0x07  /* Bridge I/O Space */</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* 0x08-0xfc reserved */</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_MEM_RESERVED   0xfd  /* Reserved Memory */</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_IO_RESERVED    0xfe  /* Reserved I/O Space */</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EA_P_UNAVAILABLE    0xff  /* Entry Unavailable */</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_WRITABLE  0x40000000  /* Writable: 1 = RW, 0 = HwInit */</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_ENABLE    0x80000000  /* Enable for this entry */</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_BASE   4   /* Base Address Offset */</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EA_MAX_OFFSET 8   /* MaxOffset (resource length) */</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* bit 0 is reserved */</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_IS_64   0x00000002  /* 64-bit field flag */</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EA_FIELD_MASK  0xfffffffc  /* For Base &amp; Max Offset */</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI-X registers (Type 0 (non-bridge) devices) */</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_X_CMD   2 /* Modes &amp; Features */</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_DPERR_E  0x0001  /* Data Parity Error Recovery Enable */</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_ERO    0x0002  /* Enable Relaxed Ordering */</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_READ_512 0x0000  /* 512 byte maximum read byte count */</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_READ_1K  0x0004  /* 1Kbyte maximum read byte count */</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_READ_2K  0x0008  /* 2Kbyte maximum read byte count */</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_READ_4K  0x000c  /* 4Kbyte maximum read byte count */</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_MAX_READ 0x000c  /* Max Memory Read Byte Count */</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        /* Max # of outstanding split transactions */</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_1  0x0000  /* Max 1 */</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_2  0x0010  /* Max 2 */</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_3  0x0020  /* Max 3 */</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_4  0x0030  /* Max 4 */</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_8  0x0040  /* Max 8 */</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_12 0x0050  /* Max 12 */</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_16 0x0060  /* Max 16 */</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_SPLIT_32 0x0070  /* Max 32 */</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_MAX_SPLIT  0x0070  /* Max Outstanding Split Transactions */</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_CMD_VERSION(x) (((x) &gt;&gt; 12) &amp; 3) /* Version */</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_X_STATUS    4 /* PCI-X capabilities */</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_DEVFN 0x000000ff  /* A copy of devfn */</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_BUS 0x0000ff00  /* A copy of bus nr */</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_64BIT 0x00010000  /* 64-bit device */</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_133MHZ  0x00020000  /* 133 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_SPL_DISC  0x00040000  /* Split Completion Discarded */</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_UNX_SPL 0x00080000  /* Unexpected Split Completion */</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_COMPLEX 0x00100000  /* Device Complexity */</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_MAX_READ  0x00600000  /* Designed Max Memory Read Count */</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_MAX_SPLIT 0x03800000  /* Designed Max Outstanding Split Transactions */</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_MAX_CUM 0x1c000000  /* Designed Max Cumulative Read Size */</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_SPL_ERR 0x20000000  /* Rcvd Split Completion Error Msg */</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_266MHZ  0x40000000  /* 266 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_STATUS_533MHZ  0x80000000  /* 533 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_X_ECC_CSR   8 /* ECC control and status */</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_PCIX_SIZEOF_V0  8 /* size of registers for Version 0 */</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_PCIX_SIZEOF_V1  24  /* size for Version 1 */</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_PCIX_SIZEOF_V2  PCI_CAP_PCIX_SIZEOF_V1  /* Same for v2 */</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI-X registers (Type 1 (bridge) devices) */</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_X_BRIDGE_SSTATUS  2 /* Secondary Status */</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_64BIT  0x0001  /* Secondary AD interface is 64 bits */</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_133MHZ 0x0002  /* 133 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_FREQ 0x03c0  /* Secondary Bus Mode and Frequency */</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_VERS 0x3000  /* PCI-X Capability Version */</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_V1 0x1000  /* Mode 2, not Mode 1 */</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_V2 0x2000  /* Mode 1 or Modes 1 and 2 */</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_266MHZ 0x4000  /* 266 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_X_SSTATUS_533MHZ 0x8000  /* 533 MHz capable */</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_X_BRIDGE_STATUS 4 /* Bridge Status */</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI Bridge Subsystem ID registers */</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SSVID_VENDOR_ID     4 /* PCI Bridge subsystem vendor ID */</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SSVID_DEVICE_ID     6 /* PCI Bridge subsystem device ID */</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PCI Express capability registers */</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>5.77k</pre></td><td class='code'><pre>#define PCI_EXP_FLAGS   2  /* Capabilities register */</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_FLAGS_VERS <span class='red'>0x000f</span>  /* Capability version */</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>#define  PCI_EXP_FLAGS_TYPE 0x00f0  /* Device/Port type */</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_ENDPOINT    0x0  /* Express Endpoint */</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_LEG_END     <span class='red'>0x1</span>  /* Legacy Endpoint */</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_ROOT_PORT   0x4  /* Root Port */</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_UPSTREAM    <span class='red'>0x5</span>  /* Upstream Port */</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_DOWNSTREAM  0x6  /* Downstream Port */</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_PCI_BRIDGE  <span class='red'>0x7</span>  /* PCIe to PCI/PCI-X Bridge */</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EXP_TYPE_PCIE_BRIDGE 0x8  /* PCI/PCI-X to PCIe Bridge */</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define   PCI_EXP_TYPE_RC_END    0x9  /* Root Complex Integrated Endpoint */</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_EXP_TYPE_RC_EC     0xa  /* Root Complex Event Collector */</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_FLAGS_SLOT <span class='red'>0x0100</span>  /* Slot implemented */</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_FLAGS_IRQ  <span class='red'>0x3e00</span>  /* Interrupt message number */</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define PCI_EXP_DEVCAP    4  /* Device capabilities */</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_PAYLOAD 0x00000007 /* Max_Payload_Size */</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_PHANTOM 0x00000018 /* Phantom functions */</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_EXT_TAG 0x00000020 /* Extended tags */</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_L0S 0x000001c0 /* L0s Acceptable Latency */</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_L1  0x00000e00 /* L1 Acceptable Latency */</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_ATN_BUT 0x00001000 /* Attention Button Present */</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_ATN_IND 0x00002000 /* Attention Indicator Present */</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_PWR_IND 0x00004000 /* Power Indicator Present */</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_RBER  0x00008000 /* Role-Based Error Reporting */</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_PWR_VAL 0x03fc0000 /* Slot Power Limit Value */</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_PWR_SCL 0x0c000000 /* Slot Power Limit Scale */</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCAP_FLR     <span class='red'>0x10000000</span> /* Function Level Reset */</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>#define PCI_EXP_DEVCTL    8  /* Device Control */</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_CERE  <span class='red'>0x0001</span>  /* Correctable Error Reporting En. */</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_NFERE <span class='red'>0x0002</span>  /* Non-Fatal Error Reporting Enable */</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_FERE  <span class='red'>0x0004</span>  /* Fatal Error Reporting Enable */</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_URRE  <span class='red'>0x0008</span>  /* Unsupported Request Reporting En. */</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_RELAX_EN 0x0010 /* Enable relaxed ordering */</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_PAYLOAD 0x00e0  /* Max_Payload_Size */</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_EXT_TAG 0x0100  /* Extended Tag Field Enable */</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_PHANTOM 0x0200  /* Phantom Functions Enable */</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_AUX_PME 0x0400  /* Auxiliary Power PM Enable */</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800  /* Enable No Snoop */</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ  0x7000  /* Max_Read_Request_Size */</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_128B  0x0000 /* 128 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_256B  0x1000 /* 256 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_512B  0x2000 /* 512 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_1024B 0x3000 /* 1024 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_2048B 0x4000 /* 2048 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_READRQ_4096B 0x5000 /* 4096 Bytes */</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL_BCR_FLR 0x8000  /* Bridge Configuration Retry / FLR */</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_DEVSTA    <span class='red'>10</span>  /* Device Status */</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_CED <span class='red'>0x0001</span>  /* Correctable Error Detected */</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_NFED  <span class='red'>0x0002</span>  /* Non-Fatal Error Detected */</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_FED <span class='red'>0x0004</span>  /* Fatal Error Detected */</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_URD <span class='red'>0x0008</span>  /* Unsupported Request Detected */</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_AUXPD 0x0010  /* AUX Power Detected */</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVSTA_TRPND 0x0020  /* Transactions Pending */</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1 12  /* v1 endpoints without link end here */</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define PCI_EXP_LNKCAP    12  /* Link Capabilities */</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS <span class='red'>0x0000000f</span> /* Supported Link Speeds */</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS_2_5GB 0x00000001 /* LNKCAP2 SLS Vector bit 0 */</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS_5_0GB 0x00000002 /* LNKCAP2 SLS Vector bit 1 */</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS_8_0GB 0x00000003 /* LNKCAP2 SLS Vector bit 2 */</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS_16_0GB 0x00000004 /* LNKCAP2 SLS Vector bit 3 */</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SLS_32_0GB 0x00000005 /* LNKCAP2 SLS Vector bit 4 */</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_MLW 0x000003f0 /* Maximum Link Width */</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_ASPMS 0x00000c00 /* ASPM Support */</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_L0SEL 0x00007000 /* L0s Exit Latency */</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_L1EL  0x00038000 /* L1 Exit Latency */</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_CLKPM 0x00040000 /* Clock Power Management */</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_SDERC 0x00080000 /* Surprise Down Error Reporting Capable */</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_DLLLARC <span class='red'>0x00100000</span> /* Data Link Layer Link Active Reporting Capable */</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_LBNC  <span class='red'>0x00200000</span> /* Link Bandwidth Notification Capability */</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP_PN  0xff000000 /* Port Number */</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_LNKCTL    <span class='red'>16</span>  /* Link Control */</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_ASPMC 0x0003  /* ASPM Control */</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_ASPM_L0S 0x0001 /* L0s Enable */</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_ASPM_L1  0x0002 /* L1 Enable */</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_RCB 0x0008  /* Read Completion Boundary */</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_LD  0x0010  /* Link Disable */</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_RL  0x0020  /* Retrain Link */</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_CCC <span class='red'>0x0040</span>  /* Common Clock Configuration */</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_ES  <span class='red'>0x0080</span>  /* Extended Synch */</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_CLKREQ_EN 0x0100 /* Enable clkreq */</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_HAWD  0x0200  /* Hardware Autonomous Width Disable */</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_LBMIE 0x0400  /* Link Bandwidth Management Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL_LABIE 0x0800  /* Link Autonomous Bandwidth Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>#define PCI_EXP_LNKSTA    18  /* Link Status */</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS <span class='red'>0x000f</span>  /* Current Link Speed */</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS_2_5GB 0x0001 /* Current Link Speed 2.5GT/s */</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS_5_0GB 0x0002 /* Current Link Speed 5.0GT/s */</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS_8_0GB 0x0003 /* Current Link Speed 8.0GT/s */</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS_16_0GB 0x0004 /* Current Link Speed 16.0GT/s */</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_CLS_32_0GB 0x0005 /* Current Link Speed 32.0GT/s */</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW <span class='red'>0x03f0</span>  /* Negotiated Link Width */</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW_X1  0x0010  /* Current Link Width x1 */</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW_X2  0x0020  /* Current Link Width x2 */</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW_X4  0x0040  /* Current Link Width x4 */</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW_X8  0x0080  /* Current Link Width x8 */</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_NLW_SHIFT 4 /* start of NLW mask in link status */</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_LT  0x0800  /* Link Training */</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_SLC 0x1000  /* Slot Clock Configuration */</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_DLLLA 0x2000  /* Data Link Layer Link Active */</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_LBMS  0x4000  /* Link Bandwidth Management Status */</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKSTA_LABS  0x8000  /* Link Autonomous Bandwidth Status */</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V1  20  /* v1 endpoints with link end here */</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_SLTCAP    <span class='red'>20</span>  /* Slot Capabilities */</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_ABP <span class='red'>0x00000001</span> /* Attention Button Present */</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_PCP <span class='red'>0x00000002</span> /* Power Controller Present */</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_MRLSP 0x00000004 /* MRL Sensor Present */</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_AIP <span class='red'>0x00000008</span> /* Attention Indicator Present */</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_PIP <span class='red'>0x00000010</span> /* Power Indicator Present */</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_HPS <span class='red'>0x00000020</span> /* Hot-Plug Surprise */</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_HPC <span class='red'>0x00000040</span> /* Hot-Plug Capable */</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_SPLV  0x00007f80 /* Slot Power Limit Value */</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_SPLS  0x00018000 /* Slot Power Limit Scale */</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_EIP <span class='red'>0x00020000</span> /* Electromechanical Interlock Present */</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_NCCS  0x00040000 /* No Command Completed Support */</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCAP_PSN <span class='red'>0xfff80000</span> /* Physical Slot Number */</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_SLTCTL    <span class='red'>24</span>  /* Slot Control */</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_ABPE  <span class='red'>0x0001</span>  /* Attention Button Pressed Enable */</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PFDE  0x0002  /* Power Fault Detected Enable */</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_MRLSCE  0x0004  /* MRL Sensor Changed Enable */</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PDCE  <span class='red'>0x0008</span>  /* Presence Detect Changed Enable */</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_CCIE  <span class='red'>0x0010</span>  /* Command Completed Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_HPIE  <span class='red'>0x0020</span>  /* Hot-Plug Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_AIC <span class='red'>0x00c0</span>  /* Attention Indicator Control */</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_ATTN_IND_SHIFT 6      /* Attention Indicator shift */</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_ATTN_IND_ON    0x0040 /* Attention Indicator on */</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_ATTN_IND_BLINK 0x0080 /* Attention Indicator blinking */</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_ATTN_IND_OFF   0x00c0 /* Attention Indicator off */</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PIC <span class='red'>0x0300</span>  /* Power Indicator Control */</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PWR_IND_ON     0x0100 /* Power Indicator on */</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PWR_IND_BLINK  0x0200 /* Power Indicator blinking */</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PWR_IND_OFF    0x0300 /* Power Indicator off */</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PCC <span class='red'>0x0400</span>  /* Power Controller Control */</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PWR_ON         0x0000 /* Power On */</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_PWR_OFF        0x0400 /* Power Off */</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_EIC <span class='red'>0x0800</span>  /* Electromechanical Interlock Control */</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTCTL_DLLSCE  0x1000  /* Data Link Layer State Changed Enable */</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_SLTSTA    <span class='red'>26</span>  /* Slot Status */</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_ABP <span class='red'>0x0001</span>  /* Attention Button Pressed */</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_PFD <span class='red'>0x0002</span>  /* Power Fault Detected */</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_MRLSC <span class='red'>0x0004</span>  /* MRL Sensor Changed */</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_PDC <span class='red'>0x0008</span>  /* Presence Detect Changed */</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_CC  <span class='red'>0x0010</span>  /* Command Completed */</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_MRLSS 0x0020  /* MRL Sensor State */</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_PDS <span class='red'>0x0040</span>  /* Presence Detect State */</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_EIS <span class='red'>0x0080</span>  /* Electromechanical Interlock Status */</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_SLTSTA_DLLSC 0x0100  /* Data Link Layer State Changed */</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_RTCTL   <span class='red'>28</span>  /* Root Control */</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_RTCTL_SECEE  <span class='red'>0x0001</span>  /* System Error on Correctable Error */</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_RTCTL_SENFEE <span class='red'>0x0002</span>  /* System Error on Non-Fatal Error */</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_RTCTL_SEFEE  <span class='red'>0x0004</span>  /* System Error on Fatal Error */</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_RTCTL_PMEIE  0x0008  /* PME Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_RTCTL_CRSSVE 0x0010  /* CRS Software Visibility Enable */</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_RTCAP   30  /* Root Capabilities */</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_RTCAP_CRSVIS 0x0001  /* CRS Software Visibility capability */</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_RTSTA   32  /* Root Status */</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_RTSTA_PME  0x00010000 /* PME status */</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_RTSTA_PENDING  0x00020000 /* PME pending */</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * The Device Capabilities 2, Device Status 2, Device Control 2,</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Link Capabilities 2, Link Status 2, Link Control 2,</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Slot Capabilities 2, Slot Status 2, and Slot Control 2 registers</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * are only present on devices with PCIe Capability version 2.</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Use pcie_capability_read_word() and similar interfaces to use them</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * safely.</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>#define PCI_EXP_DEVCAP2   36  /* Device Capabilities 2 */</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_COMP_TMOUT_DIS 0x00000010 /* Completion Timeout Disable supported */</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_ARI    <span class='red'>0x00000020</span> /* Alternative Routing-ID */</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_ATOMIC_ROUTE 0x00000040 /* Atomic Op routing */</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_ATOMIC_COMP32  0x00000080 /* 32b AtomicOp completion */</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_ATOMIC_COMP64  0x00000100 /* 64b AtomicOp completion */</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_ATOMIC_COMP128 0x00000200 /* 128b AtomicOp completion */</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_LTR    0x00000800 /* Latency tolerance reporting */</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_OBFF_MASK  0x000c0000 /* OBFF support mechanism */</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_OBFF_MSG 0x00040000 /* New message signaling */</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_OBFF_WAKE  0x00080000 /* Re-use WAKE# for OBFF */</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCAP2_EE_PREFIX  0x00200000 /* End-End TLP Prefix */</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>#define PCI_EXP_DEVCTL2   40  /* Device Control 2 */</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_COMP_TIMEOUT 0x000f  /* Completion Timeout Value */</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_COMP_TMOUT_DIS 0x0010  /* Completion Timeout Disable */</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_ARI    <span class='red'>0x0020</span>  /* Alternative Routing-ID */</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_ATOMIC_REQ 0x0040  /* Set Atomic requests */</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK 0x0080 /* Block atomic egress */</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_IDO_REQ_EN 0x0100  /* Allow IDO for requests */</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_IDO_CMP_EN 0x0200  /* Allow IDO for completions */</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_LTR_EN   0x0400  /* Enable LTR mechanism */</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_OBFF_MSGA_EN 0x2000  /* Enable OBFF Message type A */</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_OBFF_MSGB_EN 0x4000  /* Enable OBFF Message type B */</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DEVCTL2_OBFF_WAKE_EN 0x6000  /* OBFF using WAKE# signaling */</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DEVSTA2   42  /* Device Status 2 */</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2 44  /* v2 endpoints without link end here */</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_LNKCAP2   <span class='red'>44</span>  /* Link Capabilities 2 */</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_SLS_2_5GB  <span class='red'>0x00000002</span> /* Supported Speed 2.5GT/s */</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_SLS_5_0GB  <span class='red'>0x00000004</span> /* Supported Speed 5GT/s */</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_SLS_8_0GB  <span class='red'>0x00000008</span> /* Supported Speed 8GT/s */</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_SLS_16_0GB <span class='red'>0x00000010</span> /* Supported Speed 16GT/s */</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_SLS_32_0GB 0x00000020 /* Supported Speed 32GT/s */</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCAP2_CROSSLINK  0x00000100 /* Crosslink supported */</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_LNKCTL2   <span class='red'>48</span>  /* Link Control 2 */</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS    <span class='red'>0x000f</span></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS_2_5GT  0x0001 /* Supported Speed 2.5GT/s */</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS_5_0GT  0x0002 /* Supported Speed 5GT/s */</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS_8_0GT  0x0003 /* Supported Speed 8GT/s */</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS_16_0GT 0x0004 /* Supported Speed 16GT/s */</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TLS_32_0GT 0x0005 /* Supported Speed 32GT/s */</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_ENTER_COMP 0x0010 /* Enter Compliance */</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_LNKCTL2_TX_MARGIN  0x0380 /* Transmit Margin */</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXP_LNKSTA2   <span class='red'>50</span>  /* Link Status 2 */</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2  52  /* v2 endpoints with link end here */</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_SLTCAP2   52  /* Slot Capabilities 2 */</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_SLTCTL2   56  /* Slot Control 2 */</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_SLTSTA2   58  /* Slot Status 2 */</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Extended Capabilities (PCI-X 2.0 and Express) */</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID(header)    (header &amp; 0x0000ffff)</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_VER(header)   <span class='red'>((header &gt;&gt; 16) &amp; 0xf)</span></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define PCI_EXT_CAP_NEXT(header)  ((header &gt;&gt; 20) &amp; 0xffc)</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_ERR  0x01  /* Advanced Error Reporting */</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_VC 0x02  /* Virtual Channel Capability */</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_DSN  0x03  /* Device Serial Number */</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PWR  0x04  /* Power Budgeting */</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_RCLD 0x05  /* Root Complex Link Declaration */</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_RCILC  0x06  /* Root Complex Internal Link Control */</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_RCEC 0x07  /* Root Complex Event Collector */</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_MFVC 0x08  /* Multi-Function VC Capability */</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_VC9  0x09  /* same as _VC */</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_RCRB 0x0A  /* Root Complex RB? */</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_VNDR 0x0B  /* Vendor-Specific */</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_CAC  0x0C  /* Config Access - obsolete */</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_ACS  <span class='red'>0x0D</span>  /* Access Control Services */</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_ARI  <span class='red'>0x0E</span>  /* Alternate Routing ID */</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_ATS  <span class='red'>0x0F</span>  /* Address Translation Services */</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_SRIOV  <span class='red'>0x10</span>  /* Single Root I/O Virtualization */</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_MRIOV  0x11  /* Multi Root I/O Virtualization */</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_MCAST  0x12  /* Multicast */</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PRI  0x13  /* Page Request Interface */</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_AMD_XXX  0x14  /* Reserved for AMD */</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ID_REBAR  <span class='red'>0x15</span>  /* Resizable BAR */</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_DPA  0x16  /* Dynamic Power Allocation */</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_TPH  0x17  /* TPH Requester */</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_LTR  0x18  /* Latency Tolerance Reporting */</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_SECPCI 0x19  /* Secondary PCIe Capability */</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PMUX 0x1A  /* Protocol Multiplexing */</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PASID  0x1B  /* Process Address Space ID */</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_DPC  0x1D  /* Downstream Port Containment */</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_L1SS 0x1E  /* L1 PM Substates */</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PTM  0x1F  /* Precision Time Measurement */</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_DLF  0x25  /* Data Link Feature */</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_PL_16GT  0x26  /* Physical Layer 16.0 GT/s */</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ID_MAX  PCI_EXT_CAP_ID_PL_16GT</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>#define PCI_EXT_CAP_DSN_SIZEOF  12</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF 40</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Advanced Error Reporting */</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define PCI_ERR_UNCOR_STATUS  4  /* Uncorrectable Error Status */</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_UND  0x00000001  /* Undefined */</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_DLP  0x00000010  /* Data Link Protocol */</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_SURPDN 0x00000020  /* Surprise Down */</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_POISON_TLP 0x00001000  /* Poisoned TLP */</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_FCP  0x00002000  /* Flow Control Protocol */</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_COMP_TIME  0x00004000  /* Completion Timeout */</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_COMP_ABORT 0x00008000  /* Completer Abort */</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_UNX_COMP 0x00010000  /* Unexpected Completion */</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_RX_OVER  0x00020000  /* Receiver Overflow */</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_MALF_TLP 0x00040000  /* Malformed TLP */</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_ECRC 0x00080000  /* ECRC Error Status */</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_UNC_UNSUP  0x00100000  /* Unsupported Request */</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_ACSV 0x00200000  /* ACS Violation */</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_INTN 0x00400000  /* internal error */</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_MCBTLP 0x00800000  /* MC blocked TLP */</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_ATOMEG 0x01000000  /* Atomic egress blocked */</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_UNC_TLPPRE 0x02000000  /* TLP prefix blocked */</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ERR_UNCOR_MASK  <span class='red'>8</span>  /* Uncorrectable Error Mask */</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Same bits as above */</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define PCI_ERR_UNCOR_SEVER 12  /* Uncorrectable Error Severity */</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Same bits as above */</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define PCI_ERR_COR_STATUS  16  /* Correctable Error Status */</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_COR_RCVR 0x00000001  /* Receiver Error Status */</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_COR_BAD_TLP  0x00000040  /* Bad TLP Status */</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_COR_BAD_DLLP 0x00000080  /* Bad DLLP Status */</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_COR_REP_ROLL 0x00000100  /* REPLAY_NUM Rollover */</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define  PCI_ERR_COR_REP_TIMER  0x00001000  /* Replay Timer Timeout */</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_COR_ADV_NFAT 0x00002000  /* Advisory Non-Fatal */</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_COR_INTERNAL 0x00004000  /* Corrected Internal */</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_COR_LOG_OVER 0x00008000  /* Header Log Overflow */</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define PCI_ERR_COR_MASK  20  /* Correctable Error Mask */</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Same bits as above */</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>#define PCI_ERR_CAP   24  /* Advanced Error Capabilities */</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_CAP_FEP(x) <span class='red'>((x) &amp; 31)</span>  /* First Error Pointer */</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_ERR_CAP_ECRC_GENC  0x00000020  /* ECRC Generation Capable */</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_ERR_CAP_ECRC_GENE  0x00000040  /* ECRC Generation Enable */</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_ERR_CAP_ECRC_CHKC  0x00000080  /* ECRC Check Capable */</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define  PCI_ERR_CAP_ECRC_CHKE  0x00000100  /* ECRC Check Enable */</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ERR_HEADER_LOG  <span class='red'>28</span>  /* Header Log Register (16 bytes) */</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ERR_ROOT_COMMAND  <span class='red'>44</span>  /* Root Error Command */</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_CMD_COR_EN  <span class='red'>0x00000001</span> /* Correctable Err Reporting Enable */</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_CMD_NONFATAL_EN <span class='red'>0x00000002</span> /* Non-Fatal Err Reporting Enable */</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_CMD_FATAL_EN  <span class='red'>0x00000004</span> /* Fatal Err Reporting Enable */</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ERR_ROOT_STATUS <span class='red'>48</span></pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_COR_RCV   <span class='red'>0x00000001</span> /* ERR_COR Received */</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_MULTI_COR_RCV <span class='red'>0x00000002</span> /* Multiple ERR_COR */</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_UNCOR_RCV   <span class='red'>0x00000004</span> /* ERR_FATAL/NONFATAL */</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_MULTI_UNCOR_RCV <span class='red'>0x00000008</span> /* Multiple FATAL/NONFATAL */</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_FIRST_FATAL <span class='red'>0x00000010</span> /* First UNC is Fatal */</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_NONFATAL_RCV  <span class='red'>0x00000020</span> /* Non-Fatal Received */</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ERR_ROOT_FATAL_RCV   <span class='red'>0x00000040</span> /* Fatal Received */</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ERR_ROOT_AER_IRQ   0xf8000000 /* Advanced Error Interrupt Message Number */</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ERR_ROOT_ERR_SRC  <span class='red'>52</span>  /* Error Source Identification */</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Virtual Channel */</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_PORT_CAP1  4</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP1_EVCC 0x00000007  /* extended VC count */</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP1_LPEVCC 0x00000070  /* low prio extended VC count */</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP1_ARB_SIZE 0x00000c00</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_PORT_CAP2  8</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP2_32_PHASE   0x00000002</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP2_64_PHASE   0x00000004</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP2_128_PHASE    0x00000008</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_CAP2_ARB_OFF    0xff000000</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_PORT_CTRL  12</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_PORT_CTRL_LOAD_TABLE  0x00000001</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_PORT_STATUS  14</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_PORT_STATUS_TABLE 0x00000001</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_RES_CAP    16</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_32_PHASE  0x00000002</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_64_PHASE  0x00000004</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_128_PHASE 0x00000008</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_128_PHASE_TB  0x00000010</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_256_PHASE 0x00000020</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CAP_ARB_OFF   0xff000000</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_RES_CTRL   20</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CTRL_LOAD_TABLE 0x00010000</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CTRL_ARB_SELECT 0x000e0000</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CTRL_ID   0x07000000</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_CTRL_ENABLE   0x80000000</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VC_RES_STATUS 26</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_STATUS_TABLE  0x00000001</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VC_RES_STATUS_NEGO   0x00000002</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_VC_BASE_SIZEOF    0x10</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_CAP_VC_PER_VC_SIZEOF  0x0C</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Power Budgeting */</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PWR_DSR   4 /* Data Select Register */</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PWR_DATA    8 /* Data Register */</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_BASE(x) ((x) &amp; 0xff)      /* Base Power */</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_SCALE(x)  (((x) &gt;&gt; 8) &amp; 3)    /* Data Scale */</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_PM_SUB(x) (((x) &gt;&gt; 10) &amp; 7)   /* PM Sub State */</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_PM_STATE(x) (((x) &gt;&gt; 13) &amp; 3) /* PM State */</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_TYPE(x) (((x) &gt;&gt; 15) &amp; 7)   /* Type */</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_DATA_RAIL(x) (((x) &gt;&gt; 18) &amp; 7)   /* Power Rail */</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PWR_CAP   12  /* Capability */</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PWR_CAP_BUDGET(x)  ((x) &amp; 1) /* Included in system budget */</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_PWR_SIZEOF  16</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Vendor-Specific (VSEC, PCI_EXT_CAP_ID_VNDR) */</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VNDR_HEADER   4 /* Vendor-Specific Header */</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VNDR_HEADER_ID(x)  ((x) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VNDR_HEADER_REV(x) (((x) &gt;&gt; 16) &amp; 0xf)</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VNDR_HEADER_LEN(x) (((x) &gt;&gt; 20) &amp; 0xfff)</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * HyperTransport sub capability types</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Unfortunately there are both 3 bit and 5 bit capability types defined</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * in the HT spec, catering for that is a little messy. You probably don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * want to use these directly, just use pci_find_ht_capability() and it</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * will do the right thing for you.</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_3BIT_CAP_MASK  0xE0</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_SLAVE  0x00  /* Slave/Primary link configuration */</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_HOST   0x20  /* Host/Secondary link configuration */</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_5BIT_CAP_MASK  0xF8</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_IRQ    0x80  /* IRQ Configuration */</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_REMAPPING_40 0xA0  /* 40 bit address remapping */</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_REMAPPING_64 0xA2  /* 64 bit address remapping */</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_UNITID_CLUMP 0x90  /* Unit ID clumping */</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_EXTCONF  0x98  /* Extended Configuration Space Access */</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_MSI_MAPPING  0xA8  /* MSI Mapping Capability */</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_FLAGS   0x02    /* Offset to flags */</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_FLAGS_ENABLE  0x1   /* Mapping enable */</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_FLAGS_FIXED 0x2   /* Fixed mapping only */</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_FIXED_ADDR  0x00000000FEE00000ULL /* Fixed addr */</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_ADDR_LO   0x04    /* Offset to low addr bits */</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_ADDR_LO_MASK  0xFFF00000  /* Low address bit mask */</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  HT_MSI_ADDR_HI   0x08    /* Offset to high addr bits */</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_DIRECT_ROUTE 0xB0  /* Direct routing configuration */</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_VCSET  0xB8  /* Virtual Channel configuration */</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_ERROR_RETRY  0xC0  /* Retry on error configuration */</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_GEN3   0xD0  /* Generation 3 HyperTransport configuration */</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAPTYPE_PM   0xE0  /* HyperTransport power management configuration */</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAP_SIZEOF_LONG  28  /* slave &amp; primary */</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HT_CAP_SIZEOF_SHORT 24  /* host &amp; secondary */</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Alternative Routing-ID Interpretation */</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ARI_CAP   <span class='red'>0x04</span>  /* ARI Capability Register */</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CAP_MFVC 0x0001  /* MFVC Function Groups Capability */</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CAP_ACS  0x0002  /* ACS Function Groups Capability */</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CAP_NFN(x) (((x) &gt;&gt; 8) &amp; 0xff) /* Next Function Number */</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_ARI_CTRL    0x06  /* ARI Control Register */</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CTRL_MFVC  0x0001  /* MFVC Function Groups Enable */</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CTRL_ACS 0x0002  /* ACS Function Groups Enable */</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ARI_CTRL_FG(x) (((x) &gt;&gt; 4) &amp; 7) /* Function Group */</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_ARI_SIZEOF  8</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Address Translation Service */</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ATS_CAP   <span class='red'>0x04</span>  /* ATS Capability Register */</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_CAP_QDEP(x)  ((x) &amp; 0x1f)  /* Invalidate Queue Depth */</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_MAX_QDEP 32  /* Max Invalidate Queue Depth */</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_CAP_PAGE_ALIGNED 0x0020 /* Page Aligned Request */</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ATS_CTRL    <span class='red'>0x06</span>  /* ATS Control Register */</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_CTRL_ENABLE  0x8000  /* ATS Enable */</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_CTRL_STU(x)  ((x) &amp; 0x1f)  /* Smallest Translation Unit */</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ATS_MIN_STU  12  /* shift of minimum STU block */</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_EXT_CAP_ATS_SIZEOF  <span class='red'>8</span></pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Page Request Interface */</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PRI_CTRL    0x04  /* PRI control register */</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_CTRL_ENABLE  0x0001  /* Enable */</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_CTRL_RESET 0x0002  /* Reset */</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PRI_STATUS    0x06  /* PRI status register */</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_STATUS_RF  0x0001  /* Response Failure */</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_STATUS_UPRGI 0x0002  /* Unexpected PRG index */</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_STATUS_STOPPED 0x0100  /* PRI Stopped */</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PRI_STATUS_PASID 0x8000  /* PRG Response PASID Required */</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PRI_MAX_REQ   0x08  /* PRI max reqs supported */</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PRI_ALLOC_REQ 0x0c  /* PRI max reqs allowed */</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_PRI_SIZEOF  16</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Process Address Space ID */</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PASID_CAP   0x04    /* PASID feature register */</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PASID_CAP_EXEC 0x02  /* Exec permissions Supported */</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PASID_CAP_PRIV 0x04  /* Privilege Mode Supported */</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PASID_CTRL    0x06    /* PASID control register */</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PASID_CTRL_ENABLE  0x01  /* Enable bit */</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PASID_CTRL_EXEC  0x02  /* Exec permissions Enable */</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PASID_CTRL_PRIV  0x04  /* Privilege Mode Enable */</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_PASID_SIZEOF  8</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Single Root I/O Virtualization */</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_CAP   0x04  /* SR-IOV Capabilities */</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CAP_VFM  0x00000001  /* VF Migration Capable */</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CAP_INTR(x)  ((x) &gt;&gt; 21) /* Interrupt Message Number */</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_CTRL    0x08  /* SR-IOV Control */</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CTRL_VFE 0x0001  /* VF Enable */</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CTRL_VFM 0x0002  /* VF Migration Enable */</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CTRL_INTR  0x0004  /* VF Migration Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CTRL_MSE 0x0008  /* VF Memory Space Enable */</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_CTRL_ARI 0x0010  /* ARI Capable Hierarchy */</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_STATUS  0x0a  /* SR-IOV Status */</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_STATUS_VFM 0x0001  /* VF Migration Status */</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_INITIAL_VF  0x0c  /* Initial VFs */</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_TOTAL_VF  0x0e  /* Total VFs */</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_NUM_VF  0x10  /* Number of VFs */</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_FUNC_LINK 0x12  /* Function Dependency Link */</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_VF_OFFSET 0x14  /* First VF Offset */</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_VF_STRIDE 0x16  /* Following VF Stride */</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_VF_DID  0x1a  /* VF Device ID */</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_SUP_PGSIZE  0x1c  /* Supported Page Sizes */</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_SYS_PGSIZE  0x20  /* System Page Size */</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_BAR   0x24  /* VF BAR0 */</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_NUM_BARS 6 /* Number of VF BARs */</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SRIOV_VFM   0x3c  /* VF Migration State Array Offset*/</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_BIR(x) ((x) &amp; 7) /* State BIR */</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_OFFSET(x) ((x) &amp; ~7) /* State Offset */</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_UA 0x0 /* Inactive.Unavailable */</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_MI 0x1 /* Dormant.MigrateIn */</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_MO 0x2 /* Active.MigrateOut */</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SRIOV_VFM_AV 0x3 /* Active.Available */</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_SRIOV_SIZEOF 64</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_LTR_MAX_SNOOP_LAT 0x4</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_LTR_MAX_NOSNOOP_LAT 0x6</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_LTR_VALUE_MASK 0x000003ff</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_LTR_SCALE_MASK 0x00001c00</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_LTR_SCALE_SHIFT  10</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXT_CAP_LTR_SIZEOF  8</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Access Control Service */</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ACS_CAP   <span class='red'>0x04</span>  /* ACS Capability Register */</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_SV   <span class='red'>0x0001</span>  /* Source Validation */</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_TB   <span class='red'>0x0002</span>  /* Translation Blocking */</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_RR   <span class='red'>0x0004</span>  /* P2P Request Redirect */</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_CR   <span class='red'>0x0008</span>  /* P2P Completion Redirect */</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_UF   <span class='red'>0x0010</span>  /* Upstream Forwarding */</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_ACS_EC   0x0020  /* P2P Egress Control */</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define  PCI_ACS_DT   <span class='red'>0x0040</span>  /* Direct Translated P2P */</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_ACS_EGRESS_BITS 0x05  /* ACS Egress Control Vector Size */</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define PCI_ACS_CTRL    <span class='red'>0x06</span>  /* ACS Control Register */</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_ACS_EGRESS_CTL_V  0x08  /* ACS Egress Control Vector */</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_VSEC_HDR    4 /* extended cap - vendor-specific */</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_VSEC_HDR_LEN_SHIFT 20  /* shift for length field */</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* SATA capability */</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SATA_REGS   4 /* SATA REGs specifier */</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SATA_REGS_MASK 0xF /* location - BAR#/inline */</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_SATA_REGS_INLINE 0xF /* REGS in config space */</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SATA_SIZEOF_SHORT 8</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_SATA_SIZEOF_LONG  16</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Resizable BARs */</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_REBAR_CAP   4 /* capability register */</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CAP_SIZES    0x00FFFFF0  /* supported BAR sizes */</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_REBAR_CTRL    8 /* control register */</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CTRL_BAR_IDX   0x00000007  /* BAR index */</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CTRL_NBAR_MASK 0x000000E0  /* # of resizable BARs */</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CTRL_NBAR_SHIFT  5     /* shift for # of BARs */</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CTRL_BAR_SIZE  0x00001F00  /* BAR size */</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_REBAR_CTRL_BAR_SHIFT 8     /* shift for BAR size */</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Dynamic Power Allocation */</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_DPA_CAP   4 /* capability register */</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_DPA_CAP_SUBSTATE_MASK  0x1F  /* # substates - 1 */</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_DPA_BASE_SIZEOF 16  /* size with 0 substates */</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* TPH Requester */</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_TPH_CAP   4 /* capability register */</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_TPH_CAP_LOC_MASK 0x600 /* location mask */</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_TPH_LOC_NONE  0x000 /* no location */</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_TPH_LOC_CAP 0x200 /* in capability */</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define   PCI_TPH_LOC_MSIX  0x400 /* in MSI-X */</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_TPH_CAP_ST_MASK 0x07FF0000  /* st table mask */</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_TPH_CAP_ST_SHIFT  16  /* st table shift */</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_TPH_BASE_SIZEOF 12  /* size with no st table */</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Downstream Port Containment */</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_CAP     4 /* DPC Capability */</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_IRQ     0x001F  /* Interrupt Message Number */</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CAP_RP_EXT   0x0020  /* Root Port Extensions */</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CAP_POISONED_TLP 0x0040  /* Poisoned TLP Egress Blocking Supported */</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CAP_SW_TRIGGER 0x0080  /* Software Triggering Supported */</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_RP_PIO_LOG_SIZE  0x0F00  /* RP PIO Log Size */</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CAP_DL_ACTIVE  0x1000  /* ERR_COR signal on DL_Active supported */</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_CTL     6 /* DPC control */</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CTL_EN_FATAL 0x0001  /* Enable trigger on ERR_FATAL message */</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CTL_EN_NONFATAL  0x0002  /* Enable trigger on ERR_NONFATAL message */</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_CTL_INT_EN   0x0008  /* DPC Interrupt Enable */</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_STATUS    8 /* DPC Status */</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_STATUS_TRIGGER     0x0001 /* Trigger Status */</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_STATUS_TRIGGER_RSN     0x0006 /* Trigger Reason */</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_STATUS_INTERRUPT     0x0008 /* Interrupt Status */</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_RP_BUSY        0x0010 /* Root Port Busy */</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_EXP_DPC_STATUS_TRIGGER_RSN_EXT 0x0060 /* Trig Reason Extension */</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_SOURCE_ID   10  /* DPC Source Identifier */</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_STATUS  0x0C /* RP PIO Status */</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_MASK    0x10 /* RP PIO Mask */</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_SEVERITY  0x14 /* RP PIO Severity */</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_SYSERROR  0x18 /* RP PIO SysError */</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_EXCEPTION   0x1C /* RP PIO Exception */</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_HEADER_LOG  0x20 /* RP PIO Header Log */</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG   0x30 /* RP PIO ImpSpec Log */</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG 0x34 /* RP PIO TLP Prefix Log */</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Precision Time Measurement */</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PTM_CAP     0x04      /* PTM Capability */</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PTM_CAP_REQ    0x00000001  /* Requester capable */</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PTM_CAP_ROOT   0x00000004  /* Root capable */</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PTM_GRANULARITY_MASK 0x0000FF00  /* Clock granularity */</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PTM_CTRL      0x08      /* PTM Control */</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PTM_CTRL_ENABLE    0x00000001  /* PTM enable */</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PTM_CTRL_ROOT    0x00000002  /* Root select */</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* ASPM L1 PM Substates */</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_L1SS_CAP    0x04  /* Capabilities Register */</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_PCIPM_L1_2  0x00000001  /* PCI-PM L1.2 Supported */</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_PCIPM_L1_1  0x00000002  /* PCI-PM L1.1 Supported */</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_ASPM_L1_2   0x00000004  /* ASPM L1.2 Supported */</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_ASPM_L1_1   0x00000008  /* ASPM L1.1 Supported */</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_L1_PM_SS    0x00000010  /* L1 PM Substates Supported */</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_CM_RESTORE_TIME 0x0000ff00  /* Port Common_Mode_Restore_Time */</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_P_PWR_ON_SCALE  0x00030000  /* Port T_POWER_ON scale */</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CAP_P_PWR_ON_VALUE  0x00f80000  /* Port T_POWER_ON value */</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_L1SS_CTL1   0x08  /* Control 1 Register */</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_PCIPM_L1_2 0x00000001  /* PCI-PM L1.2 Enable */</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_PCIPM_L1_1 0x00000002  /* PCI-PM L1.1 Enable */</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_ASPM_L1_2  0x00000004  /* ASPM L1.2 Enable */</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_ASPM_L1_1  0x00000008  /* ASPM L1.1 Enable */</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_L1SS_MASK  0x0000000f</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_CM_RESTORE_TIME  0x0000ff00  /* Common_Mode_Restore_Time */</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_LTR_L12_TH_VALUE 0x03ff0000  /* LTR_L1.2_THRESHOLD_Value */</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_L1SS_CTL1_LTR_L12_TH_SCALE 0xe0000000  /* LTR_L1.2_THRESHOLD_Scale */</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_L1SS_CTL2   0x0c  /* Control 2 Register */</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Data Link Feature */</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_DLF_CAP   0x04  /* Capabilities Register */</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_DLF_EXCHANGE_ENABLE  0x80000000  /* Data Link Feature Exchange Enable */</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Physical Layer 16.0 GT/s */</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PCI_PL_16GT_LE_CTRL 0x20  /* Lane Equalization Control Register */</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PL_16GT_LE_CTRL_DSP_TX_PRESET_MASK   0x0000000F</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_MASK   0x000000F0</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define  PCI_PL_16GT_LE_CTRL_USP_TX_PRESET_SHIFT  4</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif /* LINUX_PCI_REGS_H */</pre></td></tr></table></div></body></html>