EINVAL,VAR_0
TEGRA20_I2S_CTRL,VAR_1
TEGRA20_I2S_CTRL_BIT_SIZE_16,VAR_2
TEGRA20_I2S_CTRL_BIT_SIZE_24,VAR_3
TEGRA20_I2S_CTRL_BIT_SIZE_32,VAR_4
TEGRA20_I2S_CTRL_BIT_SIZE_MASK,VAR_5
TEGRA20_I2S_CTRL_FIFO_FORMAT_MASK,VAR_6
TEGRA20_I2S_CTRL_FIFO_FORMAT_PACKED,VAR_7
TEGRA20_I2S_FIFO_SCR,VAR_8
TEGRA20_I2S_FIFO_SCR_FIFO1_ATN_LVL_FOUR_SLOTS,VAR_9
TEGRA20_I2S_FIFO_SCR_FIFO2_ATN_LVL_FOUR_SLOTS,VAR_10
TEGRA20_I2S_TIMING,VAR_11
TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US,VAR_12
TEGRA20_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT,VAR_13
TEGRA20_I2S_TIMING_NON_SYM_ENABLE,VAR_14
clk_set_rate,FUNC_0
dev_err,FUNC_1
params_channels,FUNC_2
params_format,FUNC_3
params_rate,FUNC_4
regmap_update_bits,FUNC_5
regmap_write,FUNC_6
snd_soc_dai_get_drvdata,FUNC_7
tegra20_i2s_hw_params,FUNC_8
substream,VAR_15
params,VAR_16
dai,VAR_17
dev,VAR_18
i2s,VAR_19
mask,VAR_20
val,VAR_21
ret,VAR_22
sample_size,VAR_23
srate,VAR_24
i2sclock,VAR_25
bitcnt,VAR_26
