{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512344773671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512344773673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 05:16:13 2017 " "Processing started: Mon Dec  4 05:16:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512344773673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344773673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344773673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512344773899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512344773900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MA-four " "Found design unit 1: EX_MA-four" {  } { { "../EX_MA.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787071 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MA " "Found entity 1: EX_MA" {  } { { "../EX_MA.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MA_WB-five " "Found design unit 1: MA_WB-five" {  } { { "../MA_WB.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MA_WB " "Found entity 1: MA_WB" {  } { { "../MA_WB.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_EX-three " "Found design unit 1: RR_EX-three" {  } { { "../RR_EX.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787073 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR_EX " "Found entity 1: RR_EX" {  } { { "../RR_EX.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_RR-two " "Found design unit 1: ID_RR-two" {  } { { "../ID_RR.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_RR " "Found entity 1: ID_RR" {  } { { "../ID_RR.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-one " "Found design unit 1: IF_ID-one" {  } { { "../IF_ID.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787074 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../IF_ID.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787117 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_memory-behave " "Found design unit 1: d_memory-behave" {  } { { "../d_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787118 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "../d_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-behave " "Found design unit 1: comp2-behave" {  } { { "../comp2.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787119 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "../comp2.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp1-behave " "Found design unit 1: comp1-behave" {  } { { "../comp1.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787119 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "../comp1.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_memory-behave " "Found design unit 1: i_memory-behave" {  } { { "../i_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787120 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_memory " "Found entity 1: i_memory" {  } { { "../i_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardMitigationUnit-behave " "Found design unit 1: HazardMitigationUnit-behave" {  } { { "../Hazard_mitigation_unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787121 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardMitigationUnit " "Found entity 1: HazardMitigationUnit" {  } { { "../Hazard_mitigation_unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_unit-behave " "Found design unit 1: flag_unit-behave" {  } { { "../Flag_Unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787122 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_unit " "Found entity 1: flag_unit" {  } { { "../Flag_Unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Found design unit 1: flag_reg-behave" {  } { { "../flag_reg.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787122 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "../flag_reg.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787123 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "../RF.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787124 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../RF.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Control_Block-behave " "Found design unit 1: PC_Control_Block-behave" {  } { { "../PC_Control_Block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787125 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Control_Block " "Found entity 1: PC_Control_Block" {  } { { "../PC_Control_Block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_logic_block-behave " "Found design unit 1: lsm_logic_block-behave" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787125 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_logic_block " "Found entity 1: lsm_logic_block" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_block-behave " "Found design unit 1: lsm_block-behave" {  } { { "../lsm_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787126 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_block " "Found entity 1: lsm_block" {  } { { "../lsm_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FU-behave " "Found design unit 1: FU-behave" {  } { { "../FU.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787127 ""} { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "../FU.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 381 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 412 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344787129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512344787190 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pc datapath.vhd(275) " "VHDL Signal Declaration warning at datapath.vhd(275): used implicit default value for signal \"hmu_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 275 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_7sh_out datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"mux_7sh_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_ir datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_ir\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pc datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_pc\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_op2 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_op2\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_se6 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_se6\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_sh7 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_sh7\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pc_im datapath.vhd(277) " "Verilog HDL or VHDL warning at datapath.vhd(277): object \"rr_pc_im\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pc_en datapath.vhd(279) " "VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal \"hmu_pc_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_lsm_stall datapath.vhd(279) " "VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal \"hmu_lsm_stall\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344787193 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsm_halt datapath.vhd(281) " "Verilog HDL or VHDL warning at datapath.vhd(281): object \"lsm_halt\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsm_nop datapath.vhd(281) " "Verilog HDL or VHDL warning at datapath.vhd(281): object \"lsm_nop\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a1_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a1_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a2_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a2_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a3_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a3_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_flush_bits datapath.vhd(288) " "VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal \"hmu_flush_bits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pipe_en_bits datapath.vhd(288) " "VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal \"hmu_pipe_en_bits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_cs1_out datapath.vhd(293) " "Verilog HDL or VHDL warning at datapath.vhd(293): object \"rr_cs1_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787194 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:PC_REG " "Elaborating entity \"dregister\" for hierarchy \"dregister:PC_REG\"" {  } { { "../datapath.vhd" "PC_REG" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_memory i_memory:IRAM " "Elaborating entity \"i_memory\" for hierarchy \"i_memory:IRAM\"" {  } { { "../datapath.vhd" "IRAM" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ADD1 " "Elaborating entity \"alu\" for hierarchy \"alu:ADD1\"" {  } { { "../datapath.vhd" "ADD1" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:pipe1 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:pipe1\"" {  } { { "../datapath.vhd" "pipe1" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop IF_ID:pipe1\|dflipflop:flush_reg " "Elaborating entity \"dflipflop\" for hierarchy \"IF_ID:pipe1\|dflipflop:flush_reg\"" {  } { { "../IF_ID.vhd" "flush_reg" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:IDU " "Elaborating entity \"decoder\" for hierarchy \"decoder:IDU\"" {  } { { "../datapath.vhd" "IDU" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"RC\" assigned a value but never read" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344787254 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code decoder.vhd(29) " "VHDL Process Statement warning at decoder.vhd(29): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787254 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ari_bits decoder.vhd(55) " "VHDL Process Statement warning at decoder.vhd(55): signal \"ari_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(61) " "VHDL Process Statement warning at decoder.vhd(61): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(67) " "VHDL Process Statement warning at decoder.vhd(67): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(98) " "VHDL Process Statement warning at decoder.vhd(98): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ari_bits decoder.vhd(129) " "VHDL Process Statement warning at decoder.vhd(129): signal \"ari_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(135) " "VHDL Process Statement warning at decoder.vhd(135): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(141) " "VHDL Process Statement warning at decoder.vhd(141): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787255 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(197) " "VHDL Process Statement warning at decoder.vhd(197): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(227) " "VHDL Process Statement warning at decoder.vhd(227): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(233) " "VHDL Process Statement warning at decoder.vhd(233): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(269) " "VHDL Process Statement warning at decoder.vhd(269): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(305) " "VHDL Process Statement warning at decoder.vhd(305): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(341) " "VHDL Process Statement warning at decoder.vhd(341): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(347) " "VHDL Process Statement warning at decoder.vhd(347): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787256 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(402) " "VHDL Process Statement warning at decoder.vhd(402): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a3 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a3\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_rfd decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_rfd\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_z2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_z2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_sel decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"alu_op_sel\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787257 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op1_check decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"op1_check\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op2_check decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"op2_check\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source1_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"source1_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source2_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"source2_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_ao decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_ao\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid_dest decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"valid_dest\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"lm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"sm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"dest_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_7sh decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_7sh\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_dr decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_dr\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_add2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_add2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787258 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_add2 decoder.vhd(27) " "Inferred latch for \"mux_add2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_dr decoder.vhd(27) " "Inferred latch for \"mux_dr\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_7sh decoder.vhd(27) " "Inferred latch for \"mux_7sh\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2 decoder.vhd(27) " "Inferred latch for \"mux_d2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1 decoder.vhd(27) " "Inferred latch for \"mux_d1\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_cycle decoder.vhd(27) " "Inferred latch for \"dest_cycle\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm_detected decoder.vhd(27) " "Inferred latch for \"sm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787259 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_detected decoder.vhd(27) " "Inferred latch for \"lm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_dest decoder.vhd(27) " "Inferred latch for \"valid_dest\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_ao decoder.vhd(27) " "Inferred latch for \"mux_ao\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source2_cycle\[0\] decoder.vhd(27) " "Inferred latch for \"source2_cycle\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source2_cycle\[1\] decoder.vhd(27) " "Inferred latch for \"source2_cycle\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source1_cycle\[0\] decoder.vhd(27) " "Inferred latch for \"source1_cycle\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source1_cycle\[1\] decoder.vhd(27) " "Inferred latch for \"source1_cycle\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_check decoder.vhd(27) " "Inferred latch for \"op2_check\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_check decoder.vhd(27) " "Inferred latch for \"op1_check\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf decoder.vhd(27) " "Inferred latch for \"wr_rf\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem decoder.vhd(27) " "Inferred latch for \"wr_mem\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_sel decoder.vhd(27) " "Inferred latch for \"alu_op_sel\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_z2 decoder.vhd(27) " "Inferred latch for \"mux_z2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787260 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_rfd decoder.vhd(27) " "Inferred latch for \"mux_rfd\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[0\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[1\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a2 decoder.vhd(27) " "Inferred latch for \"mux_a2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787261 "|datapath|decoder:IDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm_block lsm_block:LM_SM_block " "Elaborating entity \"lsm_block\" for hierarchy \"lsm_block:LM_SM_block\"" {  } { { "../datapath.vhd" "LM_SM_block" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits lsm_block:LM_SM_block\|mux_2to1_nbits:mux_1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"lsm_block:LM_SM_block\|mux_2to1_nbits:mux_1\"" {  } { { "../lsm_block.vhd" "mux_1" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister lsm_block:LM_SM_block\|dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"lsm_block:LM_SM_block\|dregister:ir8_reg\"" {  } { { "../lsm_block.vhd" "ir8_reg" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter lsm_block:LM_SM_block\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"lsm_block:LM_SM_block\|counter:counter1\"" {  } { { "../lsm_block.vhd" "counter1" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset components.vhd(493) " "VHDL Process Statement warning at components.vhd(493): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512344787297 "|datapath|lsm_block:LM_SM_block|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder lsm_block:LM_SM_block\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"lsm_block:LM_SM_block\|PriorityEncoder:pe\"" {  } { { "../lsm_block.vhd" "pe" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits lsm_block:LM_SM_block\|mux_2to1_nbits:mux2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"lsm_block:LM_SM_block\|mux_2to1_nbits:mux2\"" {  } { { "../lsm_block.vhd" "mux2" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm_logic_block lsm_block:LM_SM_block\|lsm_logic_block:lsm_block1 " "Elaborating entity \"lsm_logic_block\" for hierarchy \"lsm_block:LM_SM_block\|lsm_logic_block:lsm_block1\"" {  } { { "../lsm_block.vhd" "lsm_block1" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787307 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_sm_start lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"lm_sm_start\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir8 lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"en_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_ir8 lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"mux_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_counter lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"en_counter\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in_sig lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"ir8_in_sig\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in lsm_logic_block.vhd(31) " "VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512344787308 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[0\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[1\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[2\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[3\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[4\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[5\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[6\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in\[7\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787309 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[0\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[0\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[1\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[1\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[2\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[2\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[3\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[3\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[4\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[4\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[5\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[5\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[6\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[6\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[7\] lsm_logic_block.vhd(31) " "Inferred latch for \"ir8_in_sig\[7\]\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_counter lsm_logic_block.vhd(31) " "Inferred latch for \"en_counter\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_ir8 lsm_logic_block.vhd(31) " "Inferred latch for \"mux_ir8\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir8 lsm_logic_block.vhd(31) " "Inferred latch for \"en_ir8\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787310 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_start lsm_logic_block.vhd(31) " "Inferred latch for \"lm_sm_start\" at lsm_logic_block.vhd(31)" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344787311 "|datapath|lsm_block:LM_SM_block|lsm_logic_block:lsm_block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SE6 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SE6\"" {  } { { "../datapath.vhd" "SE6" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SE9 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SE9\"" {  } { { "../datapath.vhd" "SE9" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left7_shifter left7_shifter:SH7 " "Elaborating entity \"left7_shifter\" for hierarchy \"left7_shifter:SH7\"" {  } { { "../datapath.vhd" "SH7" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits mux_4to1_nbits:amux_a3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"mux_4to1_nbits:amux_a3\"" {  } { { "../datapath.vhd" "amux_a3" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:amux_a2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:amux_a2\"" {  } { { "../datapath.vhd" "amux_a2" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_RR ID_RR:pipe2 " "Elaborating entity \"ID_RR\" for hierarchy \"ID_RR:pipe2\"" {  } { { "../datapath.vhd" "pipe2" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister ID_RR:pipe2\|dregister:CS1_REG " "Elaborating entity \"dregister\" for hierarchy \"ID_RR:pipe2\|dregister:CS1_REG\"" {  } { { "../ID_RR.vhd" "CS1_REG" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister ID_RR:pipe2\|dregister:A1_REG " "Elaborating entity \"dregister\" for hierarchy \"ID_RR:pipe2\|dregister:A1_REG\"" {  } { { "../ID_RR.vhd" "A1_REG" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512344787965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512344787965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512344788030 "|datapath|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512344788030 "|datapath|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512344788030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512344788030 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512344788030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512344788030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512344788042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 05:16:28 2017 " "Processing ended: Mon Dec  4 05:16:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512344788042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512344788042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512344788042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344788042 ""}
