Warning (10268): Verilog HDL information at control.sv(33): always construct contains both blocking and non-blocking assignments File: C:/Users/beltr/OneDrive/Documentos/ISDIGI LOCAL/Pruebas Proyecto 3/Fases1y2/control.sv Line: 33
