Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov  7 11:23:12 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 4.047ns (56.808%)  route 3.077ns (43.192%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           3.077     3.595    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     7.124 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.124    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 3.980ns (58.465%)  route 2.827ns (41.535%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  pwmCalibration/finish_reg/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/finish_reg/Q
                         net (fo=7, routed)           2.827     3.283    finish_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.807 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     6.807    finish
    G19                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 3.968ns (61.599%)  route 2.474ns (38.401%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.474     2.930    lopt_1
    A16                  OBUF (Prop_obuf_I_O)         3.512     6.441 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.441    PWM[1]
    A16                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 1.215ns (19.383%)  route 5.053ns (80.617%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.721     1.140    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.296     1.436 r  pwmModule1/newCount[7]_i_2/O
                         net (fo=4, routed)           1.107     2.543    pwmModule1/newCount[7]_i_2_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     2.667 r  pwmModule1/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.667    pwmModule1/PWM0_carry_i_5_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.043 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           3.226     6.268    pwmModule1/PWM0
    SLICE_X64Y85         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 1.215ns (20.299%)  route 4.770ns (79.701%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.721     1.140    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.296     1.436 r  pwmModule1/newCount[7]_i_2/O
                         net (fo=4, routed)           1.107     2.543    pwmModule1/newCount[7]_i_2_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     2.667 r  pwmModule1/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.667    pwmModule1/PWM0_carry_i_5_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.043 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           2.943     5.985    pwmModule1/PWM0
    SLICE_X64Y83         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.021ns (70.619%)  route 1.673ns (29.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.673     2.191    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.694 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[2]
    L3                                                                r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.694 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[0]
    K3                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.814ns  (logic 1.215ns (25.241%)  route 3.599ns (74.759%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.721     1.140    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.296     1.436 r  pwmModule1/newCount[7]_i_2/O
                         net (fo=4, routed)           1.107     2.543    pwmModule1/newCount[7]_i_2_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     2.667 r  pwmModule1/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.667    pwmModule1/PWM0_carry_i_5_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.043 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           1.771     4.814    pwmModule1/PWM0
    SLICE_X0Y102         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.501ns  (logic 1.058ns (23.505%)  route 3.443ns (76.495%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[2]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/count_reg[2]/Q
                         net (fo=7, routed)           1.180     1.636    pwmCalibration/count_reg_n_0_[2]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.152     1.788 f  pwmCalibration/count[3]_i_4/O
                         net (fo=1, routed)           0.781     2.569    pwmCalibration/count[3]_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.326     2.895 f  pwmCalibration/count[3]_i_2/O
                         net (fo=5, routed)           0.959     3.854    pwmCalibration/count[3]_i_2_n_0
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.124     3.978 r  pwmCalibration/newCount[8]_i_1/O
                         net (fo=9, routed)           0.523     4.501    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pwmCalibration/newCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.501ns  (logic 1.058ns (23.505%)  route 3.443ns (76.495%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[2]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/count_reg[2]/Q
                         net (fo=7, routed)           1.180     1.636    pwmCalibration/count_reg_n_0_[2]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.152     1.788 f  pwmCalibration/count[3]_i_4/O
                         net (fo=1, routed)           0.781     2.569    pwmCalibration/count[3]_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.326     2.895 f  pwmCalibration/count[3]_i_2/O
                         net (fo=5, routed)           0.959     3.854    pwmCalibration/count[3]_i_2_n_0
    SLICE_X2Y77          LUT4 (Prop_lut4_I1_O)        0.124     3.978 r  pwmCalibration/newCount[8]_i_1/O
                         net (fo=9, routed)           0.523     4.501    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pwmCalibration/newCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/rise_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.522%)  route 0.156ns (52.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[4]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[4]/Q
                         net (fo=6, routed)           0.156     0.297    pwmCalibration/rise_reg[4]
    SLICE_X0Y76          FDRE                                         r  pwmCalibration/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.651%)  route 0.161ns (53.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[1]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[1]/Q
                         net (fo=7, routed)           0.161     0.302    pwmCalibration/rise_reg[1]
    SLICE_X0Y76          FDRE                                         r  pwmCalibration/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[0]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/newCount_reg[0]/Q
                         net (fo=8, routed)           0.094     0.258    pwmCalibration/newCount_reg_n_0_[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  pwmCalibration/newCount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    pwmCalibration/newCount[5]_i_1__0_n_0
    SLICE_X3Y78          FDRE                                         r  pwmCalibration/newCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[5]/Q
                         net (fo=7, routed)           0.131     0.272    pwmCalibration/count_reg_n_0_[5]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.317 r  pwmCalibration/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    pwmCalibration/count[6]
    SLICE_X0Y78          FDRE                                         r  pwmCalibration/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[6]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[6]/Q
                         net (fo=7, routed)           0.132     0.273    pwmCalibration/count_reg_n_0_[6]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045     0.318 r  pwmCalibration/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    pwmCalibration/count[8]
    SLICE_X1Y78          FDRE                                         r  pwmCalibration/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[10]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[10]/Q
                         net (fo=3, routed)           0.133     0.274    pwmCalibration/count_reg_n_0_[10]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  pwmCalibration/count[10]_i_2/O
                         net (fo=1, routed)           0.000     0.319    pwmCalibration/count[10]
    SLICE_X1Y79          FDRE                                         r  pwmCalibration/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[6]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[6]/Q
                         net (fo=7, routed)           0.131     0.272    pwmCalibration/count_reg_n_0_[6]
    SLICE_X1Y78          LUT5 (Prop_lut5_I1_O)        0.048     0.320 r  pwmCalibration/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.320    pwmCalibration/count[7]
    SLICE_X1Y78          FDRE                                         r  pwmCalibration/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.853%)  route 0.210ns (62.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmCalibration/rise_reg[0]/Q
                         net (fo=5, routed)           0.210     0.338    pwmCalibration/rise_reg[0]
    SLICE_X1Y77          FDRE                                         r  pwmCalibration/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  pwmModule1/count_reg[9]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/count_reg[9]/Q
                         net (fo=3, routed)           0.115     0.243    pwmModule1/count[9]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.098     0.341 r  pwmModule1/count[10]_i_2__0/O
                         net (fo=1, routed)           0.000     0.341    pwmModule1/plusOp[10]
    SLICE_X5Y78          FDRE                                         r  pwmModule1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[9]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[9]/Q
                         net (fo=4, routed)           0.167     0.308    pwmCalibration/count_reg_n_0_[9]
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  pwmCalibration/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    pwmCalibration/count[9]
    SLICE_X1Y78          FDRE                                         r  pwmCalibration/count_reg[9]/D
  -------------------------------------------------------------------    -------------------





