==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.71 seconds. CPU system time: 1.19 seconds. Elapsed time: 29.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.258 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.94 seconds. CPU system time: 2.83 seconds. Elapsed time: 43.82 seconds; current allocated memory: 755.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax2(float const*, unsigned short*, int)' (activation_accelerator.cpp:621:38)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:39)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:6)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:184:44)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:408:9)
INFO: [HLS 214-291] Loop 'compute_diff_sq' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:373:9)
INFO: [HLS 214-291] Loop 'bucket_add_var' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:385:9)
INFO: [HLS 214-291] Loop 'load_blk_sum' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:331:9)
INFO: [HLS 214-291] Loop 'bucket_add_sum' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:338:9)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:271:9)
INFO: [HLS 214-291] Loop 'compute_sq' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:236:9)
INFO: [HLS 214-291] Loop 'bucket_add_sq' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:247:9)
INFO: [HLS 214-291] Loop 'silu_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:179:9)
INFO: [HLS 214-291] Loop 'gelu_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:472:9)
INFO: [HLS 214-291] Loop 'multiply_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:679:9)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:646:9)
INFO: [HLS 214-291] Loop 'exp_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:618:9)
INFO: [HLS 214-291] Loop 'bucket_add' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:626:9)
INFO: [HLS 214-291] Loop 'load_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:574:9)
INFO: [HLS 214-291] Loop 'reduce_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:583:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:87:22)
INFO: [HLS 214-291] Loop 'add_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:508:9)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:408:9) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_var' (activation_accelerator.cpp:395:5) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'compute_diff_sq' (activation_accelerator.cpp:373:9) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add_var' (activation_accelerator.cpp:385:9) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_var' (activation_accelerator.cpp:361:5) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_sum' (activation_accelerator.cpp:348:5) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'load_blk_sum' (activation_accelerator.cpp:331:9) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add_sum' (activation_accelerator.cpp:338:9) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_sum' (activation_accelerator.cpp:319:5) in function 'float_layer_norm2' completely with a factor of 32 (activation_accelerator.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:271:9) in function 'float_rms_norm2' completely with a factor of 32 (activation_accelerator.cpp:212:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_sum_sq' (activation_accelerator.cpp:257:5) in function 'float_rms_norm2' completely with a factor of 32 (activation_accelerator.cpp:212:0)
INFO: [HLS 214-186] Unrolling loop 'compute_sq' (activation_accelerator.cpp:236:9) in function 'float_rms_norm2' completely with a factor of 32 (activation_accelerator.cpp:212:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add_sq' (activation_accelerator.cpp:247:9) in function 'float_rms_norm2' completely with a factor of 32 (activation_accelerator.cpp:212:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_sum_sq' (activation_accelerator.cpp:224:5) in function 'float_rms_norm2' completely with a factor of 32 (activation_accelerator.cpp:212:0)
INFO: [HLS 214-186] Unrolling loop 'silu_inner' (activation_accelerator.cpp:179:9) in function 'float_silu2' completely with a factor of 32 (activation_accelerator.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'gelu_inner' (activation_accelerator.cpp:472:9) in function 'float_gelu2' completely with a factor of 32 (activation_accelerator.cpp:458:0)
INFO: [HLS 214-186] Unrolling loop 'multiply_inner' (activation_accelerator.cpp:679:9) in function 'float_Multiply2' completely with a factor of 32 (activation_accelerator.cpp:670:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:646:9) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial' (activation_accelerator.cpp:636:5) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:618:9) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add' (activation_accelerator.cpp:626:9) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial' (activation_accelerator.cpp:606:5) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'final_reduce_max' (activation_accelerator.cpp:597:5) in function 'float_safe_softmax2' completely with a factor of 31 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'load_blk_max' (activation_accelerator.cpp:574:9) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_blk_max' (activation_accelerator.cpp:583:9) in function 'float_safe_softmax2' completely with a factor of 31 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_max' (activation_accelerator.cpp:561:5) in function 'float_safe_softmax2' completely with a factor of 32 (activation_accelerator.cpp:543:0)
INFO: [HLS 214-186] Unrolling loop 'add_inner' (activation_accelerator.cpp:508:9) in function 'float_add2' completely with a factor of 32 (activation_accelerator.cpp:499:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'fp_struct<float>::to_float() const (.117.124.132.140.148.156.164.172.180.188)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.117.124.132.140.148.156.164.172.180.188)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_fpclassify<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:37:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'int generic_fpclassify<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'float_gelu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:458:0)
INFO: [HLS 214-178] Inlining function 'erff' into 'float_gelu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:458:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_rms_norm2(float const*, unsigned short*, int)' (activation_accelerator.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_layer_norm2(float const*, unsigned short*, int)' (activation_accelerator.cpp:307:0)
INFO: [HLS 214-178] Inlining function 'bf16_to_float(unsigned short const*, float*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:714:0)
INFO: [HLS 214-248] Applying array_partition to 'exp_x': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:549:11)
INFO: [HLS 214-248] Applying array_partition to 'partial_max': Complete partitioning on dimension 1. (activation_accelerator.cpp:556:8)
INFO: [HLS 214-364] Automatically inlining function 'hls::fmaxf(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax2(float const*, unsigned short*, int)' (activation_accelerator.cpp:591:26)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax2(float const*, unsigned short*, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)::buf2' due to pipeline pragma (activation_accelerator.cpp:177:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'x' due to pipeline pragma (activation_accelerator.cpp:326:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'y' due to pipeline pragma (activation_accelerator.cpp:677:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:724:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:725:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:725:22)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'VITIS_LOOP_728_1'(activation_accelerator.cpp:728:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:728:27)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'VITIS_LOOP_731_2'(activation_accelerator.cpp:731:27) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:731:27)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'VITIS_LOOP_782_4'(activation_accelerator.cpp:782:27) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:782:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.94 seconds. CPU system time: 1.79 seconds. Elapsed time: 17.73 seconds; current allocated memory: 755.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.3 seconds; current allocated memory: 848.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.36 seconds; current allocated memory: 980.066 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_728_1' (activation_accelerator.cpp:728) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_731_2' (activation_accelerator.cpp:731) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_782_4' (activation_accelerator.cpp:782) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bf16add' (activation_accelerator.cpp:24).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_1' (activation_accelerator.cpp:64) in function 'bf16add' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:569:9) to (activation_accelerator.cpp:591:24) in function 'float_safe_softmax2'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:18) in function 'erf_approx::generic_erf<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:41:69) to (activation_accelerator.cpp:80:9) in function 'bf16add'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:64:14) to (activation_accelerator.cpp:132:9) in function 'bf16add'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.77 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:189:24)
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:623:39)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:652:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:277:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:414:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:484:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:516:26)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:687:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:729:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1' (activation_accelerator.cpp:732:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (activation_accelerator.cpp:147:16)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:743:10)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:549).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:549).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.06 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_erf<float>' to 'generic_erf_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_782_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_782_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_782_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm2_Pipeline_sum_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm2_Pipeline_sum_blocks' (loop 'sum_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add2981_write_ln325', activation_accelerator.cpp:325) of variable 'add', activation_accelerator.cpp:341 on local variable 'add2981' and 'load' operation ('add2981_load', activation_accelerator.cpp:341) on local variable 'add2981'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm2_Pipeline_sum_blocks' (loop 'sum_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add2981_write_ln325', activation_accelerator.cpp:325) of variable 'add', activation_accelerator.cpp:341 on local variable 'add2981' and 'load' operation ('add2981_load', activation_accelerator.cpp:341) on local variable 'add2981'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 8, loop 'sum_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm2_Pipeline_var_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'var_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm2_Pipeline_var_blocks' (loop 'var_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add9517_write_ln367', activation_accelerator.cpp:367) of variable 'add5', activation_accelerator.cpp:388 on local variable 'add9517' and 'load' operation ('add9517_load', activation_accelerator.cpp:388) on local variable 'add9517'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm2_Pipeline_var_blocks' (loop 'var_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add9517_write_ln367', activation_accelerator.cpp:367) of variable 'add5', activation_accelerator.cpp:388 on local variable 'add9517' and 'load' operation ('add9517_load', activation_accelerator.cpp:388) on local variable 'add9517'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 17, loop 'var_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm2_Pipeline_sum_sq_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_sq_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_rms_norm2_Pipeline_sum_sq_blocks' (loop 'sum_sq_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add3411_write_ln230', activation_accelerator.cpp:230) of variable 'add', activation_accelerator.cpp:250 on local variable 'add3411' and 'load' operation ('add3411_load', activation_accelerator.cpp:250) on local variable 'add3411'.
WARNING: [HLS 200-880] The II Violation in module 'float_rms_norm2_Pipeline_sum_sq_blocks' (loop 'sum_sq_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add3411_write_ln230', activation_accelerator.cpp:230) of variable 'add', activation_accelerator.cpp:250 on local variable 'add3411' and 'load' operation ('add3411_load', activation_accelerator.cpp:250) on local variable 'add3411'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 11, loop 'sum_sq_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_erf<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 76, function 'generic_erf<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_gelu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gelu_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 89, loop 'gelu_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.97 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 23.05 seconds; current allocated memory: 1.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_Multiply2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'multiply_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'multiply_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax2_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'find_max_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'find_max_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax2_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax2_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add10418_write_ln612', activation_accelerator.cpp:612) of variable 'add', activation_accelerator.cpp:629 on local variable 'add10418' and 'load' operation ('add10418_load', activation_accelerator.cpp:629) on local variable 'add10418'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax2_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add10418_write_ln612', activation_accelerator.cpp:612) of variable 'add', activation_accelerator.cpp:629 on local variable 'add10418' and 'load' operation ('add10418_load', activation_accelerator.cpp:629) on local variable 'add10418'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 20, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.89 seconds; current allocated memory: 1.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.53 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_blocks'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.534 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'bf16add': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_741_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_741_3': contains subfunction 'bf16add' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_728_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_728_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_731_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_731_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_731_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.68 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_782_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_782_4' pipeline 'VITIS_LOOP_782_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_782_4/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_782_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.47 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm2_Pipeline_sum_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm2_Pipeline_sum_blocks' pipeline 'sum_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm2_Pipeline_sum_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm2_Pipeline_var_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm2_Pipeline_var_blocks' pipeline 'var_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm2_Pipeline_var_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm2_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm2_Pipeline_normalize_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm2_Pipeline_sum_sq_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rms_norm2_Pipeline_sum_sq_blocks' pipeline 'sum_sq_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm2_Pipeline_sum_sq_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rms_norm2_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm2_Pipeline_normalize_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_silu2' pipeline 'silu_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_silu2' is 27030 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_silu2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_erf_float_s' is 11952 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_erf_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_gelu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_gelu2' pipeline 'gelu_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_gelu2' is 96597 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_gelu2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.43 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 24.07 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_Multiply2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_Multiply2' pipeline 'multiply_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_Multiply2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax2_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax2_Pipeline_find_max_blocks' pipeline 'find_max_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax2_Pipeline_find_max_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax2_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax2_Pipeline_exp_and_bucket' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax2_Pipeline_exp_and_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.41 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax2_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax2_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax2_Pipeline_normalize_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax2'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax2_exp_x_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_add2' pipeline 'add_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_741_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_741_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_728_1' pipeline 'VITIS_LOOP_728_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_728_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_728_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_731_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_731_2' pipeline 'VITIS_LOOP_731_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_731_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_731_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.728 GB.
