#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 25 19:50:39 2025
# Process ID: 4516
# Current directory: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14020 C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.xpr
# Log file: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/vivado.log
# Journal file: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1\vivado.jou
# Running On: DESKTOP-OBENCRP, OS: Windows, CPU Frequency: 4292 MHz, CPU Physical cores: 32, Host memory: 66094 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 19:51:42 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 32
[Tue Mar 25 19:52:15 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2374.754 ; gain = 428.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:43]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:34' bound to instance 'clkdiv_instance' of component 'clkdiv' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:226]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:40]
INFO: [Synth 8-3491] module 'mono' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:6' bound to instance 'MPG_instance' of component 'mono' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mono' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mono' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:14]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:6' bound to instance 'SSD_instance' of component 'SSD' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:228]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:15]
WARNING: [Synth 8-614] signal 'digits' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:15]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:233]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:247]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:264]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'vga' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element counterPing_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element clkPing_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element vgaRed_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element vgaBlue_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element vgaGreen_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:399]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.117 ; gain = 559.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.117 ; gain = 559.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.117 ; gain = 559.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2505.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2653.535 ; gain = 707.688
17 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2653.535 ; gain = 1004.859
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 19:52:50 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-07:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.777 ; gain = 1.672
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736526A
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 19:56:14 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 32
[Tue Mar 25 19:57:00 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 19:57:40 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:01:59 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 32
[Tue Mar 25 20:02:48 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:03:26 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:07:09 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2864.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:43]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:34' bound to instance 'clkdiv_instance' of component 'clkdiv' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:226]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd:40]
INFO: [Synth 8-3491] module 'mono' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:6' bound to instance 'MPG_instance' of component 'mono' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mono' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mono' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/mono_pulse_generator.vhd:14]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:6' bound to instance 'SSD_instance' of component 'SSD' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:228]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:15]
WARNING: [Synth 8-614] signal 'digits' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/SSD.vhd:15]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:233]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:247]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:264]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'vga' (0#1) [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element counterPing_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element clkPing_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element vgaRed_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:392]
WARNING: [Synth 8-6014] Unused sequential element vgaBlue_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:393]
WARNING: [Synth 8-6014] Unused sequential element vgaGreen_reg was removed.  [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/MAIN.vhd:394]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2978.605 ; gain = 114.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.605 ; gain = 114.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.605 ; gain = 114.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2984.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3000.195 ; gain = 135.965
launch_runs impl_2 -jobs 32
[Tue Mar 25 20:08:07 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:10:09 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:14:09 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3148.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga' is not ideal for floorplanning, since the cellview 'vga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/constrs_1/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3148.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
export_ip_user_files -of_objects  [get_files C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:20:15 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\SSD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:20:42 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
report_methodology -name ultrafast_methodology_2
Command: report_methodology -name ultrafast_methodology_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
launch_runs impl_2 -jobs 32
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Tue Mar 25 20:22:19 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
close_design
open_run impl_2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3573.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga' is not ideal for floorplanning, since the cellview 'vga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3573.023 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3573.023 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3573.023 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3573.023 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3573.023 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3573.023 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3573.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3573.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3573.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:26:02 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:32:08 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_2 -jobs 32
[Tue Mar 25 20:32:59 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:33:37 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:37:43 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 32
[Tue Mar 25 20:38:31 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:39:10 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/sources_1/new/clkdiv.vhd
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.srcs/utils_1/imports/synth_2/vga.dcp with file C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/vga.dcp
launch_runs synth_2 -jobs 32
[Tue Mar 25 20:43:03 2025] Launched synth_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/synth_2/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
launch_runs impl_2 -jobs 32
[Tue Mar 25 20:43:53 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 32
[Tue Mar 25 20:44:34 2025] Launched impl_2...
Run output will be captured here: C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bardi/Desktop/backup/VHDL_Civilization/project_1/project_1.runs/impl_2/vga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\MAIN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\bardi\Desktop\backup\VHDL_Civilization\project_1\project_1.srcs\sources_1\new\clkdiv.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736526A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 20:47:04 2025...
