$date
	Sun Oct 23 06:57:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#532032
b10000 !
1"
#532034
b10000 &
b10000 %
1$
#532035
0"
#532038
b1000 &
b1000 %
#532042
b100 &
b100 %
#532046
b10 &
b10 %
#532050
b1 &
b1 %
1#
#532054
b0 &
0#
b0 %
0$
#1545643
b10001 !
1"
#1545646
b10001 &
b10001 %
1$
#1545647
0"
#1545650
b110100 &
b110100 %
#1545654
b11010 &
b11010 %
#1545658
b1101 &
b1101 %
#1545662
b101000 &
b101000 %
#1545666
b10100 &
b10100 %
#1545670
b1010 &
b1010 %
#1545674
b101 &
b101 %
#1545678
b10000 &
b10000 %
#1545682
b1000 &
b1000 %
#1545686
b100 &
b100 %
#1545690
b10 &
b10 %
#1545694
b1 &
1#
b1 %
#1545698
b0 &
b0 %
0#
0$
#2560538
b11100 &
b11100 %
1$
b11100 !
1"
#2560539
0"
#2560542
b1110 &
b1110 %
#2560546
b111 &
b111 %
#2560550
b10110 &
b10110 %
#2560554
b1011 &
b1011 %
#2560558
b100010 &
b100010 %
#2560562
b10001 &
b10001 %
#2560566
b110100 &
b110100 %
#2560570
b11010 &
b11010 %
#2560574
b1101 &
b1101 %
#2560578
b101000 &
b101000 %
#2560582
b10100 &
b10100 %
#2560586
b1010 &
b1010 %
#2560590
b101 &
b101 %
#2560594
b10000 &
b10000 %
#2560598
b1000 &
b1000 %
#2560602
b100 &
b100 %
#2560606
b10 &
b10 %
#2560610
b1 &
b1 %
1#
#2560614
b0 &
0#
b0 %
0$
#4500012
