// Seed: 2308070528
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input logic id_8,
    input tri id_9,
    input supply1 id_10
);
  always id_0 <= id_8;
  module_0(
      id_9, id_6, id_7
  );
  wire id_12;
  wire id_13;
endmodule
