<!-- Autogenerated by mlir-tblgen; don't manually edit -->
### `-vpux-edsl-autotile`: Autotile for VPU2.x

#### Options
```
-total-buffer        : Total buffer in CMX
-min-count           : Minimal outer loop count for the tiling
-max-count           : Maximal outer loop count for the tiling
-min-inner-buffer    : Minimal buffer used by inner loop
-output-indices-only : The outer loop indices can be only the indices used by output tensors
-acc-indices-only    : The inner loop indices can be only the accumulation
-no-negative-index   : Negative items are not allowed in the memory access in the inner loop
-cache-width         : Cache width of VPUX
-vector-width        : Maximal vector width in bytes
-processing-tags     : Tags for processing
-outer-tags          : Outer loop tags
-inner-tags          : Inner loop tags
```
### `-vpux-edsl-shave-patterns`: Optimize patterns for SHAVE ISA
### `-vpux-edsl-shave-pipeline`: SHAVE pipeline pass
### `-vpux-edsl-sink-scalar`: Sink dependent scalars into outermost loops
