Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jan 19 13:06:16 2024
| Host         : PC-Sten running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-20  Warning           Non-clocked latch                 19          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1063)
5. checking no_input_delay (14)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: filter_switch_b_and_w (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: filter_switch_colourless (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: filter_switch_inverted (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Inst_VGA/activeArea_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1063)
---------------------------------------------------
 There are 1063 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.893        0.000                      0                  993        0.132        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0          14.893        0.000                      0                  180        0.132        0.000                      0                  180        9.500        0.000                       0                    87  
  clkout1          33.433        0.000                      0                  804        0.171        0.000                      0                  804       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            17.764        0.000                      0                    9        0.220        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocking/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[7]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.137ns (44.394%)  route 2.677ns (55.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.749     4.454    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.137ns (47.081%)  route 2.402ns (52.919%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.645     3.600    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.697 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.482     4.179    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y3           FDRE (Setup_fdre_C_R)       -0.373    19.124    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.137ns (47.081%)  route 2.402ns (52.919%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.645     3.600    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.697 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.482     4.179    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y3           FDRE (Setup_fdre_C_R)       -0.373    19.124    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.137ns (45.594%)  route 2.550ns (54.406%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[14]
                         net (fo=2, routed)           0.764     2.250    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[14]
    SLICE_X8Y2           LUT4 (Prop_lut4_I3_O)        0.097     2.347 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.511     2.858    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_6_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.097     2.955 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.654     3.609    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.097     3.706 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.622     4.327    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y2           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                 15.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.226    -0.248    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.721%)  route 0.211ns (56.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.211    -0.240    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.855%)  route 0.247ns (60.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.247    -0.204    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.155%)  route 0.101ns (41.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.101    -0.346    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.047    -0.541    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.341    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.059    -0.540    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.212ns (60.492%)  route 0.138ns (39.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.138    -0.313    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.048    -0.265 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Inst_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.131    -0.467    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.512%)  route 0.131ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=6, routed)           0.131    -0.321    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.120    -0.479    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.159%)  route 0.277ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.277    -0.174    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.042%)  route 0.241ns (61.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=5, routed)           0.241    -0.226    Inst_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.433    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.996%)  route 0.158ns (46.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.158    -0.289    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X6Y4           LUT3 (Prop_lut3_I0_O)        0.045    -0.244 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.120    -0.452    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y0      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       33.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.433ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.704ns (11.648%)  route 5.340ns (88.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 39.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.196     4.835    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.250     5.085 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__14/O
                         net (fo=1, routed)           0.560     5.645    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.156    39.230    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.517    
                         clock uncertainty           -0.091    39.426    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.078    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.078    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 33.433    

Slack (MET) :             33.497ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.708ns (12.149%)  route 5.120ns (87.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          4.196     4.835    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.254     5.089 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__25/O
                         net (fo=1, routed)           0.340     5.429    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.091    39.424    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.498    38.926    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                 33.497    

Slack (MET) :             33.745ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.708ns (12.681%)  route 4.875ns (87.319%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.951     4.590    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y69         LUT5 (Prop_lut5_I1_O)        0.254     4.844 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__23/O
                         net (fo=1, routed)           0.341     5.185    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.490    38.930    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 33.745    

Slack (MET) :             33.787ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 0.704ns (12.396%)  route 4.975ns (87.604%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.951     4.590    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y69         LUT5 (Prop_lut5_I2_O)        0.250     4.840 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__22/O
                         net (fo=1, routed)           0.441     5.281    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.068    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                 33.787    

Slack (MET) :             34.439ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.454ns (9.456%)  route 4.347ns (90.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 39.225 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.764     4.403    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.151    39.225    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.512    
                         clock uncertainty           -0.091    39.421    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.579    38.842    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 34.439    

Slack (MET) :             34.486ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.704ns (14.150%)  route 4.271ns (85.850%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 39.215 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.455     4.093    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.250     4.343 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.234     4.577    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X1Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.141    39.215    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.502    
                         clock uncertainty           -0.091    39.411    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.063    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.063    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 34.486    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.704ns (14.494%)  route 4.153ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 39.247 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.122     3.761    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.250     4.011 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__7/O
                         net (fo=1, routed)           0.448     4.459    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.173    39.247    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.593    
                         clock uncertainty           -0.091    39.502    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.490    39.012    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.570ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.454ns (9.728%)  route 4.213ns (90.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 39.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.630     4.268    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.147    39.221    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.508    
                         clock uncertainty           -0.091    39.417    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.579    38.838    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                 34.570    

Slack (MET) :             34.688ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.704ns (14.704%)  route 4.084ns (85.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/CLK_25
    SLICE_X41Y45         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.583     0.526    Inst_Address_Generator/val_reg[17]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.113     0.639 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.921     3.560    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.250     3.810 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__21/O
                         net (fo=1, routed)           0.580     4.389    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.077    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 34.688    

Slack (MET) :             34.730ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.441ns (9.724%)  route 4.094ns (90.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.240    -0.400    Inst_Address_Generator/CLK_25
    SLICE_X41Y43         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           0.722     0.663    Inst_Address_Generator/val_reg[9]
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.100     0.763 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          3.372     4.136    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.170    39.244    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.536    
                         clock uncertainty           -0.091    39.445    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.579    38.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 34.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.993%)  route 0.126ns (40.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X43Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.126    -0.350    Inst_VGA/Hcnt_reg[0]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.048    -0.302 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    Inst_VGA/plusOp[2]
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.131    -0.473    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.609%)  route 0.126ns (40.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X43Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=8, routed)           0.126    -0.350    Inst_VGA/Hcnt_reg[0]
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.305 r  Inst_VGA/Hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Inst_VGA/plusOp[1]
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.484    Inst_VGA/Hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.514%)  route 0.373ns (69.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y52         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.373    -0.082    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X46Y40         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059    -0.289    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.286%)  route 0.138ns (45.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.138    -0.317    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X39Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.830    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070    -0.536    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.786%)  route 0.119ns (36.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X2Y4           FDRE                                         r  Inst_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.304    Inst_debounce/c_reg[2]
    SLICE_X3Y6           LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Inst_debounce/o_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.866    -0.824    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091    -0.479    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.231%)  route 0.150ns (41.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK_25
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=7, routed)           0.150    -0.303    Inst_VGA/Hcnt_reg[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.834    -0.856    Inst_VGA/CLK_25
    SLICE_X42Y47         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.496    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.496%)  route 0.137ns (45.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.137    -0.318    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.830    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.560    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.565    -0.616    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.299    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y41         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.835    -0.855    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.070    -0.546    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.742%)  route 0.382ns (67.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_Address_Generator/CLK_25
    SLICE_X41Y44         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=8, routed)           0.164    -0.313    Inst_Address_Generator/val_reg[13]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          0.218    -0.050    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.830    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y50         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.298    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.752%)  route 0.160ns (46.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK_25
    SLICE_X43Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.160    -0.317    Inst_VGA/Vcnt_reg[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.045    -0.272 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    Inst_VGA/plusOp__0[5]
    SLICE_X43Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK_25
    SLICE_X43Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.092    -0.526    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y15     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y16     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y17     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocking/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y41     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y41     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y41     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y41     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y43     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y44     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.341ns (23.960%)  route 1.082ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.082     1.087    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.341ns (23.960%)  route 1.082ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.082     1.087    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.341ns (23.960%)  route 1.082ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.082     1.087    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.764ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.341ns (23.960%)  route 1.082ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.082     1.087    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 17.764    

Slack (MET) :             17.823ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.341ns (23.960%)  route 1.082ns (76.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.082     1.087    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 17.823    

Slack (MET) :             17.847ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.341ns (25.439%)  route 0.999ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.999     1.004    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 17.847    

Slack (MET) :             17.847ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.341ns (25.439%)  route 0.999ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.999     1.004    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 17.847    

Slack (MET) :             17.847ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.341ns (25.439%)  route 0.999ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.999     1.004    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 17.847    

Slack (MET) :             18.190ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.341ns (25.068%)  route 1.019ns (74.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.019     1.024    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 18.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.139%)  route 0.636ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.636     0.191    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059    -0.029    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.277%)  route 0.630ns (81.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.630     0.185    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y6           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.277%)  route 0.630ns (81.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.630     0.185    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y6           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.277%)  route 0.630ns (81.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.630     0.185    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y6           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.424%)  route 0.668ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.668     0.223    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.424%)  route 0.668ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.668     0.223    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.424%)  route 0.668ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.668     0.223    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.424%)  route 0.668ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.668     0.223    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.424%)  route 0.668ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocking/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocking/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X3Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.668     0.223    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocking/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocking/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.328    





