`timescale 1ns / 1ps

module gatetest;

	// Inputs
	reg a;
	reg b;

	// Outputs
	wire y1;
	wire y2;
	wire y3;
	wire y4;
	wire y5;
	wire y6;

	// Instantiate the Unit Under Test (UUT)
	gates uut (
		.a(a), 
		.b(b), 
		.y1(y1), 
		.y2(y2), 
		.y3(y3), 
		.y4(y4), 
		.y5(y5), 
		.y6(y6)
	);

	initial begin
		a = 0;
		b = 0;
		#100;
		
		a = 0;
		b = 1;
		#100;
		
		a = 1;
		b = 0;
		#100;
		
		a = 1;
		b = 1;
		#100;

		

	end
      
endmodule

