
STM32-camera-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dc0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000664  08008f6c  08008f6c  00018f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095d0  080095d0  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  080095d0  080095d0  000195d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095d8  080095d8  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095d8  080095d8  000195d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095dc  080095dc  000195dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  080095e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  000200cc  2**0
                  CONTENTS
 10 .bss          000264f4  200000cc  200000cc  000200cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200265c0  200265c0  000200cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d7df  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003210  00000000  00000000  0003d8db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  00040af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013d0  00000000  00000000  00041fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b87b  00000000  00000000  000433a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000184bb  00000000  00000000  0006ec23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00103df5  00000000  00000000  000870de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0018aed3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005724  00000000  00000000  0018af28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000cc 	.word	0x200000cc
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008f54 	.word	0x08008f54

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000d0 	.word	0x200000d0
 80001e8:	08008f54 	.word	0x08008f54

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b96e 	b.w	80004e0 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468c      	mov	ip, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	f040 8083 	bne.w	8000332 <__udivmoddi4+0x116>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d947      	bls.n	80002c2 <__udivmoddi4+0xa6>
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	b142      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000238:	f1c2 0020 	rsb	r0, r2, #32
 800023c:	fa24 f000 	lsr.w	r0, r4, r0
 8000240:	4091      	lsls	r1, r2
 8000242:	4097      	lsls	r7, r2
 8000244:	ea40 0c01 	orr.w	ip, r0, r1
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbbc f6f8 	udiv	r6, ip, r8
 8000254:	fa1f fe87 	uxth.w	lr, r7
 8000258:	fb08 c116 	mls	r1, r8, r6, ip
 800025c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000260:	fb06 f10e 	mul.w	r1, r6, lr
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800026e:	f080 8119 	bcs.w	80004a4 <__udivmoddi4+0x288>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8116 	bls.w	80004a4 <__udivmoddi4+0x288>
 8000278:	3e02      	subs	r6, #2
 800027a:	443b      	add	r3, r7
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000290:	45a6      	cmp	lr, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	193c      	adds	r4, r7, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800029a:	f080 8105 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 800029e:	45a6      	cmp	lr, r4
 80002a0:	f240 8102 	bls.w	80004a8 <__udivmoddi4+0x28c>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ac:	eba4 040e 	sub.w	r4, r4, lr
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	b902      	cbnz	r2, 80002c6 <__udivmoddi4+0xaa>
 80002c4:	deff      	udf	#255	; 0xff
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d150      	bne.n	8000370 <__udivmoddi4+0x154>
 80002ce:	1bcb      	subs	r3, r1, r7
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f f887 	uxth.w	r8, r7
 80002d8:	2601      	movs	r6, #1
 80002da:	fbb3 fcfe 	udiv	ip, r3, lr
 80002de:	0c21      	lsrs	r1, r4, #16
 80002e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002e8:	fb08 f30c 	mul.w	r3, r8, ip
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0xe4>
 80002f0:	1879      	adds	r1, r7, r1
 80002f2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0xe2>
 80002f8:	428b      	cmp	r3, r1
 80002fa:	f200 80e9 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 80002fe:	4684      	mov	ip, r0
 8000300:	1ac9      	subs	r1, r1, r3
 8000302:	b2a3      	uxth	r3, r4
 8000304:	fbb1 f0fe 	udiv	r0, r1, lr
 8000308:	fb0e 1110 	mls	r1, lr, r0, r1
 800030c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000310:	fb08 f800 	mul.w	r8, r8, r0
 8000314:	45a0      	cmp	r8, r4
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x10c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x10a>
 8000320:	45a0      	cmp	r8, r4
 8000322:	f200 80d9 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 8000326:	4618      	mov	r0, r3
 8000328:	eba4 0408 	sub.w	r4, r4, r8
 800032c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000330:	e7bf      	b.n	80002b2 <__udivmoddi4+0x96>
 8000332:	428b      	cmp	r3, r1
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x12e>
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 80b1 	beq.w	800049e <__udivmoddi4+0x282>
 800033c:	2600      	movs	r6, #0
 800033e:	e9c5 0100 	strd	r0, r1, [r5]
 8000342:	4630      	mov	r0, r6
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	fab3 f683 	clz	r6, r3
 800034e:	2e00      	cmp	r6, #0
 8000350:	d14a      	bne.n	80003e8 <__udivmoddi4+0x1cc>
 8000352:	428b      	cmp	r3, r1
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0x140>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 80b8 	bhi.w	80004cc <__udivmoddi4+0x2b0>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb61 0103 	sbc.w	r1, r1, r3
 8000362:	2001      	movs	r0, #1
 8000364:	468c      	mov	ip, r1
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0a8      	beq.n	80002bc <__udivmoddi4+0xa0>
 800036a:	e9c5 4c00 	strd	r4, ip, [r5]
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0xa0>
 8000370:	f1c2 0320 	rsb	r3, r2, #32
 8000374:	fa20 f603 	lsr.w	r6, r0, r3
 8000378:	4097      	lsls	r7, r2
 800037a:	fa01 f002 	lsl.w	r0, r1, r2
 800037e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000382:	40d9      	lsrs	r1, r3
 8000384:	4330      	orrs	r0, r6
 8000386:	0c03      	lsrs	r3, r0, #16
 8000388:	fbb1 f6fe 	udiv	r6, r1, lr
 800038c:	fa1f f887 	uxth.w	r8, r7
 8000390:	fb0e 1116 	mls	r1, lr, r6, r1
 8000394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000398:	fb06 f108 	mul.w	r1, r6, r8
 800039c:	4299      	cmp	r1, r3
 800039e:	fa04 f402 	lsl.w	r4, r4, r2
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x19c>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003aa:	f080 808d 	bcs.w	80004c8 <__udivmoddi4+0x2ac>
 80003ae:	4299      	cmp	r1, r3
 80003b0:	f240 808a 	bls.w	80004c8 <__udivmoddi4+0x2ac>
 80003b4:	3e02      	subs	r6, #2
 80003b6:	443b      	add	r3, r7
 80003b8:	1a5b      	subs	r3, r3, r1
 80003ba:	b281      	uxth	r1, r0
 80003bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c8:	fb00 f308 	mul.w	r3, r0, r8
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x1c4>
 80003d0:	1879      	adds	r1, r7, r1
 80003d2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003d6:	d273      	bcs.n	80004c0 <__udivmoddi4+0x2a4>
 80003d8:	428b      	cmp	r3, r1
 80003da:	d971      	bls.n	80004c0 <__udivmoddi4+0x2a4>
 80003dc:	3802      	subs	r0, #2
 80003de:	4439      	add	r1, r7
 80003e0:	1acb      	subs	r3, r1, r3
 80003e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003e6:	e778      	b.n	80002da <__udivmoddi4+0xbe>
 80003e8:	f1c6 0c20 	rsb	ip, r6, #32
 80003ec:	fa03 f406 	lsl.w	r4, r3, r6
 80003f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003f4:	431c      	orrs	r4, r3
 80003f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003fa:	fa01 f306 	lsl.w	r3, r1, r6
 80003fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000402:	fa21 f10c 	lsr.w	r1, r1, ip
 8000406:	431f      	orrs	r7, r3
 8000408:	0c3b      	lsrs	r3, r7, #16
 800040a:	fbb1 f9fe 	udiv	r9, r1, lr
 800040e:	fa1f f884 	uxth.w	r8, r4
 8000412:	fb0e 1119 	mls	r1, lr, r9, r1
 8000416:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800041a:	fb09 fa08 	mul.w	sl, r9, r8
 800041e:	458a      	cmp	sl, r1
 8000420:	fa02 f206 	lsl.w	r2, r2, r6
 8000424:	fa00 f306 	lsl.w	r3, r0, r6
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x220>
 800042a:	1861      	adds	r1, r4, r1
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000430:	d248      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000432:	458a      	cmp	sl, r1
 8000434:	d946      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	4421      	add	r1, r4
 800043c:	eba1 010a 	sub.w	r1, r1, sl
 8000440:	b2bf      	uxth	r7, r7
 8000442:	fbb1 f0fe 	udiv	r0, r1, lr
 8000446:	fb0e 1110 	mls	r1, lr, r0, r1
 800044a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45b8      	cmp	r8, r7
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x24a>
 8000456:	19e7      	adds	r7, r4, r7
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d22e      	bcs.n	80004bc <__udivmoddi4+0x2a0>
 800045e:	45b8      	cmp	r8, r7
 8000460:	d92c      	bls.n	80004bc <__udivmoddi4+0x2a0>
 8000462:	3802      	subs	r0, #2
 8000464:	4427      	add	r7, r4
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba7 0708 	sub.w	r7, r7, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454f      	cmp	r7, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	4649      	mov	r1, r9
 8000478:	d31a      	bcc.n	80004b0 <__udivmoddi4+0x294>
 800047a:	d017      	beq.n	80004ac <__udivmoddi4+0x290>
 800047c:	b15d      	cbz	r5, 8000496 <__udivmoddi4+0x27a>
 800047e:	ebb3 020e 	subs.w	r2, r3, lr
 8000482:	eb67 0701 	sbc.w	r7, r7, r1
 8000486:	fa07 fc0c 	lsl.w	ip, r7, ip
 800048a:	40f2      	lsrs	r2, r6
 800048c:	ea4c 0202 	orr.w	r2, ip, r2
 8000490:	40f7      	lsrs	r7, r6
 8000492:	e9c5 2700 	strd	r2, r7, [r5]
 8000496:	2600      	movs	r6, #0
 8000498:	4631      	mov	r1, r6
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	462e      	mov	r6, r5
 80004a0:	4628      	mov	r0, r5
 80004a2:	e70b      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a4:	4606      	mov	r6, r0
 80004a6:	e6e9      	b.n	800027c <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fd      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004ac:	4543      	cmp	r3, r8
 80004ae:	d2e5      	bcs.n	800047c <__udivmoddi4+0x260>
 80004b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b4:	eb69 0104 	sbc.w	r1, r9, r4
 80004b8:	3801      	subs	r0, #1
 80004ba:	e7df      	b.n	800047c <__udivmoddi4+0x260>
 80004bc:	4608      	mov	r0, r1
 80004be:	e7d2      	b.n	8000466 <__udivmoddi4+0x24a>
 80004c0:	4660      	mov	r0, ip
 80004c2:	e78d      	b.n	80003e0 <__udivmoddi4+0x1c4>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e7b9      	b.n	800043c <__udivmoddi4+0x220>
 80004c8:	4666      	mov	r6, ip
 80004ca:	e775      	b.n	80003b8 <__udivmoddi4+0x19c>
 80004cc:	4630      	mov	r0, r6
 80004ce:	e74a      	b.n	8000366 <__udivmoddi4+0x14a>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	4439      	add	r1, r7
 80004d6:	e713      	b.n	8000300 <__udivmoddi4+0xe4>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	e724      	b.n	8000328 <__udivmoddi4+0x10c>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <mfxstm32l152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Init(uint16_t DeviceAddr)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b084      	sub	sp, #16
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 80004ee:	88fb      	ldrh	r3, [r7, #6]
 80004f0:	4618      	mov	r0, r3
 80004f2:	f000 ffd1 	bl	8001498 <mfxstm32l152_GetInstance>
 80004f6:	4603      	mov	r3, r0
 80004f8:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	2bff      	cmp	r3, #255	; 0xff
 80004fe:	d10e      	bne.n	800051e <mfxstm32l152_Init+0x3a>
  {
    /* Look for empty instance */
    empty = mfxstm32l152_GetInstance(0);
 8000500:	2000      	movs	r0, #0
 8000502:	f000 ffc9 	bl	8001498 <mfxstm32l152_GetInstance>
 8000506:	4603      	mov	r3, r0
 8000508:	73bb      	strb	r3, [r7, #14]

    if(empty < MFXSTM32L152_MAX_INSTANCE)
 800050a:	7bbb      	ldrb	r3, [r7, #14]
 800050c:	2b02      	cmp	r3, #2
 800050e:	d806      	bhi.n	800051e <mfxstm32l152_Init+0x3a>
    {
      /* Register the current device instance */
      mfxstm32l152[empty] = DeviceAddr;
 8000510:	7bbb      	ldrb	r3, [r7, #14]
 8000512:	88fa      	ldrh	r2, [r7, #6]
 8000514:	b2d1      	uxtb	r1, r2
 8000516:	4a09      	ldr	r2, [pc, #36]	; (800053c <mfxstm32l152_Init+0x58>)
 8000518:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      MFX_IO_Init();
 800051a:	f003 fed1 	bl	80042c0 <MFX_IO_Init>
    }
  }

  mfxstm32l152_SetIrqOutPinPolarity(DeviceAddr, MFXSTM32L152_OUT_PIN_POLARITY_HIGH);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	2102      	movs	r1, #2
 8000522:	4618      	mov	r0, r3
 8000524:	f000 f8db 	bl	80006de <mfxstm32l152_SetIrqOutPinPolarity>
  mfxstm32l152_SetIrqOutPinType(DeviceAddr, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL);
 8000528:	88fb      	ldrh	r3, [r7, #6]
 800052a:	2101      	movs	r1, #1
 800052c:	4618      	mov	r0, r3
 800052e:	f000 f8fc 	bl	800072a <mfxstm32l152_SetIrqOutPinType>
}
 8000532:	bf00      	nop
 8000534:	3710      	adds	r7, #16
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	200000e8 	.word	0x200000e8

08000540 <mfxstm32l152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_DeInit(uint16_t DeviceAddr)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* release existing instance */
  instance = mfxstm32l152_ReleaseInstance(DeviceAddr);
 800054a:	88fb      	ldrh	r3, [r7, #6]
 800054c:	4618      	mov	r0, r3
 800054e:	f000 ffc3 	bl	80014d8 <mfxstm32l152_ReleaseInstance>
 8000552:	4603      	mov	r3, r0
 8000554:	73fb      	strb	r3, [r7, #15]

  /* De-Init only if instance was previously registered */
  if(instance != 0xFF)
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	2bff      	cmp	r3, #255	; 0xff
 800055a:	d001      	beq.n	8000560 <mfxstm32l152_DeInit+0x20>
  {
    /* De-Initialize IO BUS layer */
    MFX_IO_DeInit();
 800055c:	f003 fec0 	bl	80042e0 <MFX_IO_DeInit>
  }
}
 8000560:	bf00      	nop
 8000562:	3710      	adds	r7, #16
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <mfxstm32l152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Reset(uint16_t DeviceAddr)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	80fb      	strh	r3, [r7, #6]
  /* Soft Reset */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_SWRST);
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	2280      	movs	r2, #128	; 0x80
 8000576:	2140      	movs	r1, #64	; 0x40
 8000578:	4618      	mov	r0, r3
 800057a:	f003 ff53 	bl	8004424 <MFX_IO_Write>

  /* Wait for a delay to ensure registers erasing */
  MFX_IO_Delay(10);
 800057e:	200a      	movs	r0, #10
 8000580:	f003 ff92 	bl	80044a8 <MFX_IO_Delay>
}
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <mfxstm32l152_LowPower>:
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_LowPower(uint16_t DeviceAddr)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	80fb      	strh	r3, [r7, #6]
  /* Enter standby mode */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_STANDBY);
 8000596:	88fb      	ldrh	r3, [r7, #6]
 8000598:	2240      	movs	r2, #64	; 0x40
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	4618      	mov	r0, r3
 800059e:	f003 ff41 	bl	8004424 <MFX_IO_Write>

  /* enable wakeup pin */
  MFX_IO_EnableWakeupPin();
 80005a2:	f003 ff07 	bl	80043b4 <MFX_IO_EnableWakeupPin>
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}

080005ae <mfxstm32l152_WakeUp>:
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_WakeUp(uint16_t DeviceAddr)
{
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b084      	sub	sp, #16
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	4603      	mov	r3, r0
 80005b6:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 ff6c 	bl	8001498 <mfxstm32l152_GetInstance>
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]

  /* if instance does not exist, first initialize pins*/
  if(instance == 0xFF)
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	2bff      	cmp	r3, #255	; 0xff
 80005c8:	d101      	bne.n	80005ce <mfxstm32l152_WakeUp+0x20>
  {
    /* enable wakeup pin */
    MFX_IO_EnableWakeupPin();
 80005ca:	f003 fef3 	bl	80043b4 <MFX_IO_EnableWakeupPin>
  }

  /* toggle wakeup pin */
  MFX_IO_Wakeup();
 80005ce:	f003 ff15 	bl	80043fc <MFX_IO_Wakeup>
}
 80005d2:	bf00      	nop
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <mfxstm32l152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t mfxstm32l152_ReadID(uint16_t DeviceAddr)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b084      	sub	sp, #16
 80005de:	af00      	add	r7, sp, #0
 80005e0:	4603      	mov	r3, r0
 80005e2:	80fb      	strh	r3, [r7, #6]
  uint8_t id;

  /* Wait for a delay to ensure the state of registers */
  MFX_IO_Delay(1);
 80005e4:	2001      	movs	r0, #1
 80005e6:	f003 ff5f 	bl	80044a8 <MFX_IO_Delay>

  /* Initialize IO BUS layer */
  MFX_IO_Init();
 80005ea:	f003 fe69 	bl	80042c0 <MFX_IO_Init>

  id = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_ID);
 80005ee:	88fb      	ldrh	r3, [r7, #6]
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 ff2a 	bl	800444c <MFX_IO_Read>
 80005f8:	4603      	mov	r3, r0
 80005fa:	73fb      	strb	r3, [r7, #15]

  /* Return the device ID value */
  return (id);
 80005fc:	7bfb      	ldrb	r3, [r7, #15]
 80005fe:	b29b      	uxth	r3, r3
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <mfxstm32l152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	460a      	mov	r2, r1
 8000612:	80fb      	strh	r3, [r7, #6]
 8000614:	4613      	mov	r3, r2
 8000616:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 800061c:	88fb      	ldrh	r3, [r7, #6]
 800061e:	2142      	movs	r1, #66	; 0x42
 8000620:	4618      	mov	r0, r3
 8000622:	f003 ff13 	bl	800444c <MFX_IO_Read>
 8000626:	4603      	mov	r3, r0
 8000628:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 800062a:	7bfa      	ldrb	r2, [r7, #15]
 800062c:	797b      	ldrb	r3, [r7, #5]
 800062e:	4313      	orrs	r3, r2
 8000630:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 8000632:	7bfa      	ldrb	r2, [r7, #15]
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	2142      	movs	r1, #66	; 0x42
 8000638:	4618      	mov	r0, r3
 800063a:	f003 fef3 	bl	8004424 <MFX_IO_Write>
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <mfxstm32l152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b084      	sub	sp, #16
 800064a:	af00      	add	r7, sp, #0
 800064c:	4603      	mov	r3, r0
 800064e:	460a      	mov	r2, r1
 8000650:	80fb      	strh	r3, [r7, #6]
 8000652:	4613      	mov	r3, r2
 8000654:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 800065a:	88fb      	ldrh	r3, [r7, #6]
 800065c:	2142      	movs	r1, #66	; 0x42
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fef4 	bl	800444c <MFX_IO_Read>
 8000664:	4603      	mov	r3, r0
 8000666:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 8000668:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800066c:	43db      	mvns	r3, r3
 800066e:	b25a      	sxtb	r2, r3
 8000670:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000674:	4013      	ands	r3, r2
 8000676:	b25b      	sxtb	r3, r3
 8000678:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 800067a:	7bfa      	ldrb	r2, [r7, #15]
 800067c:	88fb      	ldrh	r3, [r7, #6]
 800067e:	2142      	movs	r1, #66	; 0x42
 8000680:	4618      	mov	r0, r3
 8000682:	f003 fecf 	bl	8004424 <MFX_IO_Write>
}
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <mfxstm32l152_GlobalITStatus>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval The value of the checked Global interrupt source status.
  */
uint8_t mfxstm32l152_GlobalITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	b082      	sub	sp, #8
 8000692:	af00      	add	r7, sp, #0
 8000694:	4603      	mov	r3, r0
 8000696:	460a      	mov	r2, r1
 8000698:	80fb      	strh	r3, [r7, #6]
 800069a:	4613      	mov	r3, r2
 800069c:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status (pending or not)*/
  return((MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_PENDING) & Source));
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	2108      	movs	r1, #8
 80006a2:	4618      	mov	r0, r3
 80006a4:	f003 fed2 	bl	800444c <MFX_IO_Read>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	797b      	ldrb	r3, [r7, #5]
 80006ae:	4013      	ands	r3, r2
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <mfxstm32l152_ClearGlobalIT>:
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers
  * @retval None
  */
void mfxstm32l152_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b082      	sub	sp, #8
 80006be:	af00      	add	r7, sp, #0
 80006c0:	4603      	mov	r3, r0
 80006c2:	460a      	mov	r2, r1
 80006c4:	80fb      	strh	r3, [r7, #6]
 80006c6:	4613      	mov	r3, r2
 80006c8:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_ACK, Source);
 80006ca:	797a      	ldrb	r2, [r7, #5]
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	2144      	movs	r1, #68	; 0x44
 80006d0:	4618      	mov	r0, r3
 80006d2:	f003 fea7 	bl	8004424 <MFX_IO_Write>
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <mfxstm32l152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinPolarity(uint16_t DeviceAddr, uint8_t Polarity)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	b084      	sub	sp, #16
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	4603      	mov	r3, r0
 80006e6:	460a      	mov	r2, r1
 80006e8:	80fb      	strh	r3, [r7, #6]
 80006ea:	4613      	mov	r3, r2
 80006ec:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 80006f2:	88fb      	ldrh	r3, [r7, #6]
 80006f4:	2141      	movs	r1, #65	; 0x41
 80006f6:	4618      	mov	r0, r3
 80006f8:	f003 fea8 	bl	800444c <MFX_IO_Read>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	f023 0302 	bic.w	r3, r3, #2
 8000706:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 8000708:	7bfa      	ldrb	r2, [r7, #15]
 800070a:	797b      	ldrb	r3, [r7, #5]
 800070c:	4313      	orrs	r3, r2
 800070e:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 8000710:	7bfa      	ldrb	r2, [r7, #15]
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	2141      	movs	r1, #65	; 0x41
 8000716:	4618      	mov	r0, r3
 8000718:	f003 fe84 	bl	8004424 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 800071c:	2001      	movs	r0, #1
 800071e:	f003 fec3 	bl	80044a8 <MFX_IO_Delay>

}
 8000722:	bf00      	nop
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <mfxstm32l152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinType(uint16_t DeviceAddr, uint8_t Type)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b084      	sub	sp, #16
 800072e:	af00      	add	r7, sp, #0
 8000730:	4603      	mov	r3, r0
 8000732:	460a      	mov	r2, r1
 8000734:	80fb      	strh	r3, [r7, #6]
 8000736:	4613      	mov	r3, r2
 8000738:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 800073e:	88fb      	ldrh	r3, [r7, #6]
 8000740:	2141      	movs	r1, #65	; 0x41
 8000742:	4618      	mov	r0, r3
 8000744:	f003 fe82 	bl	800444c <MFX_IO_Read>
 8000748:	4603      	mov	r3, r0
 800074a:	73fb      	strb	r3, [r7, #15]

  /* Mask the type bits */
  tmp &= ~(uint8_t)0x01;
 800074c:	7bfb      	ldrb	r3, [r7, #15]
 800074e:	f023 0301 	bic.w	r3, r3, #1
 8000752:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Type;
 8000754:	7bfa      	ldrb	r2, [r7, #15]
 8000756:	797b      	ldrb	r3, [r7, #5]
 8000758:	4313      	orrs	r3, r2
 800075a:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 800075c:	7bfa      	ldrb	r2, [r7, #15]
 800075e:	88fb      	ldrh	r3, [r7, #6]
 8000760:	2141      	movs	r1, #65	; 0x41
 8000762:	4618      	mov	r0, r3
 8000764:	f003 fe5e 	bl	8004424 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8000768:	2001      	movs	r0, #1
 800076a:	f003 fe9d 	bl	80044a8 <MFX_IO_Delay>

}
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <mfxstm32l152_IO_Start>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  AF_en: 0 to disable, else enabled.
  * @retval None
  */
void mfxstm32l152_IO_Start(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	b084      	sub	sp, #16
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	6039      	str	r1, [r7, #0]
 8000780:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8000782:	88fb      	ldrh	r3, [r7, #6]
 8000784:	2140      	movs	r1, #64	; 0x40
 8000786:	4618      	mov	r0, r3
 8000788:	f003 fe60 	bl	800444c <MFX_IO_Read>
 800078c:	4603      	mov	r3, r0
 800078e:	73fb      	strb	r3, [r7, #15]

  /* Set the IO Functionalities to be Enabled */
  mode |= MFXSTM32L152_GPIO_EN;
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	f043 0301 	orr.w	r3, r3, #1
 8000796:	73fb      	strb	r3, [r7, #15]
  /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
  /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
  /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
  /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
  /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
  if (IO_Pin > 0xFFFF)
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079e:	d304      	bcc.n	80007aa <mfxstm32l152_IO_Start+0x34>
  {
    mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	f043 0308 	orr.w	r3, r3, #8
 80007a6:	73fb      	strb	r3, [r7, #15]
 80007a8:	e003      	b.n	80007b2 <mfxstm32l152_IO_Start+0x3c>
  }
  else
  {
    mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	f023 0308 	bic.w	r3, r3, #8
 80007b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Write the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 80007b2:	7bfa      	ldrb	r2, [r7, #15]
 80007b4:	88fb      	ldrh	r3, [r7, #6]
 80007b6:	2140      	movs	r1, #64	; 0x40
 80007b8:	4618      	mov	r0, r3
 80007ba:	f003 fe33 	bl	8004424 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 80007be:	2001      	movs	r0, #1
 80007c0:	f003 fe72 	bl	80044a8 <MFX_IO_Delay>
}
 80007c4:	bf00      	nop
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}

080007cc <mfxstm32l152_IO_Config>:
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */
uint8_t mfxstm32l152_IO_Config(uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	80fb      	strh	r3, [r7, #6]
 80007d8:	4613      	mov	r3, r2
 80007da:	717b      	strb	r3, [r7, #5]
  uint8_t error_code = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	73fb      	strb	r3, [r7, #15]

  /* Configure IO pin according to selected IO mode */
  switch(IO_Mode)
 80007e0:	797b      	ldrb	r3, [r7, #5]
 80007e2:	2b17      	cmp	r3, #23
 80007e4:	f200 82d4 	bhi.w	8000d90 <mfxstm32l152_IO_Config+0x5c4>
 80007e8:	a201      	add	r2, pc, #4	; (adr r2, 80007f0 <mfxstm32l152_IO_Config+0x24>)
 80007ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ee:	bf00      	nop
 80007f0:	08000881 	.word	0x08000881
 80007f4:	08000911 	.word	0x08000911
 80007f8:	080009d1 	.word	0x080009d1
 80007fc:	08000ac1 	.word	0x08000ac1
 8000800:	08000bb1 	.word	0x08000bb1
 8000804:	08000ca1 	.word	0x08000ca1
 8000808:	08000851 	.word	0x08000851
 800080c:	08000851 	.word	0x08000851
 8000810:	080008b1 	.word	0x080008b1
 8000814:	080008e1 	.word	0x080008e1
 8000818:	08000d91 	.word	0x08000d91
 800081c:	080009a1 	.word	0x080009a1
 8000820:	08000971 	.word	0x08000971
 8000824:	08000d91 	.word	0x08000d91
 8000828:	08000941 	.word	0x08000941
 800082c:	08000911 	.word	0x08000911
 8000830:	08000a21 	.word	0x08000a21
 8000834:	08000a71 	.word	0x08000a71
 8000838:	08000b11 	.word	0x08000b11
 800083c:	08000b61 	.word	0x08000b61
 8000840:	08000c01 	.word	0x08000c01
 8000844:	08000c51 	.word	0x08000c51
 8000848:	08000cf1 	.word	0x08000cf1
 800084c:	08000d41 	.word	0x08000d41
  {
  case IO_MODE_OFF: /* Off or analog mode */
  case IO_MODE_ANALOG: /* Off or analog mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000850:	88fb      	ldrh	r3, [r7, #6]
 8000852:	6839      	ldr	r1, [r7, #0]
 8000854:	4618      	mov	r0, r3
 8000856:	f000 fb67 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	2200      	movs	r2, #0
 800085e:	6839      	ldr	r1, [r7, #0]
 8000860:	4618      	mov	r0, r3
 8000862:	f000 fa9d 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000866:	88f8      	ldrh	r0, [r7, #6]
 8000868:	2300      	movs	r3, #0
 800086a:	683a      	ldr	r2, [r7, #0]
 800086c:	2164      	movs	r1, #100	; 0x64
 800086e:	f000 fe57 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000872:	88f8      	ldrh	r0, [r7, #6]
 8000874:	2300      	movs	r3, #0
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	2168      	movs	r1, #104	; 0x68
 800087a:	f000 fe51 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 800087e:	e28a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000880:	88fb      	ldrh	r3, [r7, #6]
 8000882:	6839      	ldr	r1, [r7, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f000 fb4f 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800088a:	88fb      	ldrh	r3, [r7, #6]
 800088c:	2200      	movs	r2, #0
 800088e:	6839      	ldr	r1, [r7, #0]
 8000890:	4618      	mov	r0, r3
 8000892:	f000 fa85 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000896:	88f8      	ldrh	r0, [r7, #6]
 8000898:	2300      	movs	r3, #0
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	2164      	movs	r1, #100	; 0x64
 800089e:	f000 fe3f 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80008a2:	88f8      	ldrh	r0, [r7, #6]
 80008a4:	2301      	movs	r3, #1
 80008a6:	683a      	ldr	r2, [r7, #0]
 80008a8:	2168      	movs	r1, #104	; 0x68
 80008aa:	f000 fe39 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 80008ae:	e272      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PU: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80008b0:	88fb      	ldrh	r3, [r7, #6]
 80008b2:	6839      	ldr	r1, [r7, #0]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 fb37 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80008ba:	88fb      	ldrh	r3, [r7, #6]
 80008bc:	2200      	movs	r2, #0
 80008be:	6839      	ldr	r1, [r7, #0]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f000 fa6d 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80008c6:	88f8      	ldrh	r0, [r7, #6]
 80008c8:	2301      	movs	r3, #1
 80008ca:	683a      	ldr	r2, [r7, #0]
 80008cc:	2164      	movs	r1, #100	; 0x64
 80008ce:	f000 fe27 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80008d2:	88f8      	ldrh	r0, [r7, #6]
 80008d4:	2301      	movs	r3, #1
 80008d6:	683a      	ldr	r2, [r7, #0]
 80008d8:	2168      	movs	r1, #104	; 0x68
 80008da:	f000 fe21 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 80008de:	e25a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PD: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80008e0:	88fb      	ldrh	r3, [r7, #6]
 80008e2:	6839      	ldr	r1, [r7, #0]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f000 fb1f 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80008ea:	88fb      	ldrh	r3, [r7, #6]
 80008ec:	2200      	movs	r2, #0
 80008ee:	6839      	ldr	r1, [r7, #0]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f000 fa55 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80008f6:	88f8      	ldrh	r0, [r7, #6]
 80008f8:	2301      	movs	r3, #1
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	2164      	movs	r1, #100	; 0x64
 80008fe:	f000 fe0f 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000902:	88f8      	ldrh	r0, [r7, #6]
 8000904:	2300      	movs	r3, #0
 8000906:	683a      	ldr	r2, [r7, #0]
 8000908:	2168      	movs	r1, #104	; 0x68
 800090a:	f000 fe09 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 800090e:	e242      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT: /* Output mode */
  case IO_MODE_OUTPUT_PP_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	6839      	ldr	r1, [r7, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f000 fb07 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800091a:	88fb      	ldrh	r3, [r7, #6]
 800091c:	2201      	movs	r2, #1
 800091e:	6839      	ldr	r1, [r7, #0]
 8000920:	4618      	mov	r0, r3
 8000922:	f000 fa3d 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8000926:	88f8      	ldrh	r0, [r7, #6]
 8000928:	2300      	movs	r3, #0
 800092a:	683a      	ldr	r2, [r7, #0]
 800092c:	2164      	movs	r1, #100	; 0x64
 800092e:	f000 fdf7 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000932:	88f8      	ldrh	r0, [r7, #6]
 8000934:	2300      	movs	r3, #0
 8000936:	683a      	ldr	r2, [r7, #0]
 8000938:	2168      	movs	r1, #104	; 0x68
 800093a:	f000 fdf1 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 800093e:	e22a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_PP_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000940:	88fb      	ldrh	r3, [r7, #6]
 8000942:	6839      	ldr	r1, [r7, #0]
 8000944:	4618      	mov	r0, r3
 8000946:	f000 faef 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800094a:	88fb      	ldrh	r3, [r7, #6]
 800094c:	2201      	movs	r2, #1
 800094e:	6839      	ldr	r1, [r7, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f000 fa25 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8000956:	88f8      	ldrh	r0, [r7, #6]
 8000958:	2300      	movs	r3, #0
 800095a:	683a      	ldr	r2, [r7, #0]
 800095c:	2164      	movs	r1, #100	; 0x64
 800095e:	f000 fddf 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000962:	88f8      	ldrh	r0, [r7, #6]
 8000964:	2301      	movs	r3, #1
 8000966:	683a      	ldr	r2, [r7, #0]
 8000968:	2168      	movs	r1, #104	; 0x68
 800096a:	f000 fdd9 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 800096e:	e212      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000970:	88fb      	ldrh	r3, [r7, #6]
 8000972:	6839      	ldr	r1, [r7, #0]
 8000974:	4618      	mov	r0, r3
 8000976:	f000 fad7 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800097a:	88fb      	ldrh	r3, [r7, #6]
 800097c:	2201      	movs	r2, #1
 800097e:	6839      	ldr	r1, [r7, #0]
 8000980:	4618      	mov	r0, r3
 8000982:	f000 fa0d 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8000986:	88f8      	ldrh	r0, [r7, #6]
 8000988:	2301      	movs	r3, #1
 800098a:	683a      	ldr	r2, [r7, #0]
 800098c:	2164      	movs	r1, #100	; 0x64
 800098e:	f000 fdc7 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000992:	88f8      	ldrh	r0, [r7, #6]
 8000994:	2300      	movs	r3, #0
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	2168      	movs	r1, #104	; 0x68
 800099a:	f000 fdc1 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 800099e:	e1fa      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80009a0:	88fb      	ldrh	r3, [r7, #6]
 80009a2:	6839      	ldr	r1, [r7, #0]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 fabf 	bl	8000f28 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80009aa:	88fb      	ldrh	r3, [r7, #6]
 80009ac:	2201      	movs	r2, #1
 80009ae:	6839      	ldr	r1, [r7, #0]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 f9f5 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 80009b6:	88f8      	ldrh	r0, [r7, #6]
 80009b8:	2301      	movs	r3, #1
 80009ba:	683a      	ldr	r2, [r7, #0]
 80009bc:	2164      	movs	r1, #100	; 0x64
 80009be:	f000 fdaf 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80009c2:	88f8      	ldrh	r0, [r7, #6]
 80009c4:	2301      	movs	r3, #1
 80009c6:	683a      	ldr	r2, [r7, #0]
 80009c8:	2168      	movs	r1, #104	; 0x68
 80009ca:	f000 fda9 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    break;
 80009ce:	e1e2      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80009d0:	88fb      	ldrh	r3, [r7, #6]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fa7a 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80009d8:	88fb      	ldrh	r3, [r7, #6]
 80009da:	2200      	movs	r2, #0
 80009dc:	6839      	ldr	r1, [r7, #0]
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 f9de 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80009e4:	88f8      	ldrh	r0, [r7, #6]
 80009e6:	2300      	movs	r3, #0
 80009e8:	683a      	ldr	r2, [r7, #0]
 80009ea:	2164      	movs	r1, #100	; 0x64
 80009ec:	f000 fd98 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80009f0:	88f8      	ldrh	r0, [r7, #6]
 80009f2:	2301      	movs	r3, #1
 80009f4:	683a      	ldr	r2, [r7, #0]
 80009f6:	2168      	movs	r1, #104	; 0x68
 80009f8:	f000 fd92 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80009fc:	88fb      	ldrh	r3, [r7, #6]
 80009fe:	2201      	movs	r2, #1
 8000a00:	6839      	ldr	r1, [r7, #0]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 f9de 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	6839      	ldr	r1, [r7, #0]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 f9ed 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin); /* last to do: enable IT */
 8000a14:	88fb      	ldrh	r3, [r7, #6]
 8000a16:	6839      	ldr	r1, [r7, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 fa75 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000a1e:	e1ba      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PU: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000a20:	88fb      	ldrh	r3, [r7, #6]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fa52 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	6839      	ldr	r1, [r7, #0]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f9b6 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000a34:	88f8      	ldrh	r0, [r7, #6]
 8000a36:	2301      	movs	r3, #1
 8000a38:	683a      	ldr	r2, [r7, #0]
 8000a3a:	2164      	movs	r1, #100	; 0x64
 8000a3c:	f000 fd70 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000a40:	88f8      	ldrh	r0, [r7, #6]
 8000a42:	2301      	movs	r3, #1
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	2168      	movs	r1, #104	; 0x68
 8000a48:	f000 fd6a 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000a4c:	88fb      	ldrh	r3, [r7, #6]
 8000a4e:	2201      	movs	r2, #1
 8000a50:	6839      	ldr	r1, [r7, #0]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 f9b6 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000a58:	88fb      	ldrh	r3, [r7, #6]
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	6839      	ldr	r1, [r7, #0]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 f9c5 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000a64:	88fb      	ldrh	r3, [r7, #6]
 8000a66:	6839      	ldr	r1, [r7, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 fa4d 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000a6e:	e192      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PD: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000a70:	88fb      	ldrh	r3, [r7, #6]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 fa2a 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000a78:	88fb      	ldrh	r3, [r7, #6]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	6839      	ldr	r1, [r7, #0]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f000 f98e 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000a84:	88f8      	ldrh	r0, [r7, #6]
 8000a86:	2301      	movs	r3, #1
 8000a88:	683a      	ldr	r2, [r7, #0]
 8000a8a:	2164      	movs	r1, #100	; 0x64
 8000a8c:	f000 fd48 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000a90:	88f8      	ldrh	r0, [r7, #6]
 8000a92:	2300      	movs	r3, #0
 8000a94:	683a      	ldr	r2, [r7, #0]
 8000a96:	2168      	movs	r1, #104	; 0x68
 8000a98:	f000 fd42 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000a9c:	88fb      	ldrh	r3, [r7, #6]
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	6839      	ldr	r1, [r7, #0]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 f98e 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000aa8:	88fb      	ldrh	r3, [r7, #6]
 8000aaa:	2201      	movs	r2, #1
 8000aac:	6839      	ldr	r1, [r7, #0]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f99d 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000ab4:	88fb      	ldrh	r3, [r7, #6]
 8000ab6:	6839      	ldr	r1, [r7, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 fa25 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000abe:	e16a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000ac0:	88fb      	ldrh	r3, [r7, #6]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 fa02 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000ac8:	88fb      	ldrh	r3, [r7, #6]
 8000aca:	2200      	movs	r2, #0
 8000acc:	6839      	ldr	r1, [r7, #0]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 f966 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000ad4:	88f8      	ldrh	r0, [r7, #6]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	683a      	ldr	r2, [r7, #0]
 8000ada:	2164      	movs	r1, #100	; 0x64
 8000adc:	f000 fd20 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000ae0:	88f8      	ldrh	r0, [r7, #6]
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	2168      	movs	r1, #104	; 0x68
 8000ae8:	f000 fd1a 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	2201      	movs	r2, #1
 8000af0:	6839      	ldr	r1, [r7, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 f966 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000af8:	88fb      	ldrh	r3, [r7, #6]
 8000afa:	2200      	movs	r2, #0
 8000afc:	6839      	ldr	r1, [r7, #0]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 f975 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	6839      	ldr	r1, [r7, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 f9fd 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000b0e:	e142      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PU: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 f9da 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000b18:	88fb      	ldrh	r3, [r7, #6]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	6839      	ldr	r1, [r7, #0]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 f93e 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000b24:	88f8      	ldrh	r0, [r7, #6]
 8000b26:	2301      	movs	r3, #1
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	2164      	movs	r1, #100	; 0x64
 8000b2c:	f000 fcf8 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000b30:	88f8      	ldrh	r0, [r7, #6]
 8000b32:	2301      	movs	r3, #1
 8000b34:	683a      	ldr	r2, [r7, #0]
 8000b36:	2168      	movs	r1, #104	; 0x68
 8000b38:	f000 fcf2 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000b3c:	88fb      	ldrh	r3, [r7, #6]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	6839      	ldr	r1, [r7, #0]
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 f93e 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	6839      	ldr	r1, [r7, #0]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f94d 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	6839      	ldr	r1, [r7, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 f9d5 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000b5e:	e11a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PD: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000b60:	88fb      	ldrh	r3, [r7, #6]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 f9b2 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000b68:	88fb      	ldrh	r3, [r7, #6]
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	6839      	ldr	r1, [r7, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f916 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000b74:	88f8      	ldrh	r0, [r7, #6]
 8000b76:	2301      	movs	r3, #1
 8000b78:	683a      	ldr	r2, [r7, #0]
 8000b7a:	2164      	movs	r1, #100	; 0x64
 8000b7c:	f000 fcd0 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000b80:	88f8      	ldrh	r0, [r7, #6]
 8000b82:	2300      	movs	r3, #0
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	2168      	movs	r1, #104	; 0x68
 8000b88:	f000 fcca 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	2201      	movs	r2, #1
 8000b90:	6839      	ldr	r1, [r7, #0]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 f916 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000b98:	88fb      	ldrh	r3, [r7, #6]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	6839      	ldr	r1, [r7, #0]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f925 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000ba4:	88fb      	ldrh	r3, [r7, #6]
 8000ba6:	6839      	ldr	r1, [r7, #0]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f000 f9ad 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000bae:	e0f2      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 f98a 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000bb8:	88fb      	ldrh	r3, [r7, #6]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	6839      	ldr	r1, [r7, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f8ee 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000bc4:	88f8      	ldrh	r0, [r7, #6]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	683a      	ldr	r2, [r7, #0]
 8000bca:	2164      	movs	r1, #100	; 0x64
 8000bcc:	f000 fca8 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000bd0:	88f8      	ldrh	r0, [r7, #6]
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	2168      	movs	r1, #104	; 0x68
 8000bd8:	f000 fca2 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	2200      	movs	r2, #0
 8000be0:	6839      	ldr	r1, [r7, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 f8ee 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000be8:	88fb      	ldrh	r3, [r7, #6]
 8000bea:	2200      	movs	r2, #0
 8000bec:	6839      	ldr	r1, [r7, #0]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 f8fd 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000bf4:	88fb      	ldrh	r3, [r7, #6]
 8000bf6:	6839      	ldr	r1, [r7, #0]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 f985 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000bfe:	e0ca      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PU: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000c00:	88fb      	ldrh	r3, [r7, #6]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f000 f962 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000c08:	88fb      	ldrh	r3, [r7, #6]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	6839      	ldr	r1, [r7, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 f8c6 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000c14:	88f8      	ldrh	r0, [r7, #6]
 8000c16:	2301      	movs	r3, #1
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	2164      	movs	r1, #100	; 0x64
 8000c1c:	f000 fc80 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000c20:	88f8      	ldrh	r0, [r7, #6]
 8000c22:	2301      	movs	r3, #1
 8000c24:	683a      	ldr	r2, [r7, #0]
 8000c26:	2168      	movs	r1, #104	; 0x68
 8000c28:	f000 fc7a 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000c2c:	88fb      	ldrh	r3, [r7, #6]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	6839      	ldr	r1, [r7, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f8c6 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000c38:	88fb      	ldrh	r3, [r7, #6]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	6839      	ldr	r1, [r7, #0]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 f8d5 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000c44:	88fb      	ldrh	r3, [r7, #6]
 8000c46:	6839      	ldr	r1, [r7, #0]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f95d 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000c4e:	e0a2      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PD: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000c50:	88fb      	ldrh	r3, [r7, #6]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f93a 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000c58:	88fb      	ldrh	r3, [r7, #6]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	6839      	ldr	r1, [r7, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f89e 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000c64:	88f8      	ldrh	r0, [r7, #6]
 8000c66:	2301      	movs	r3, #1
 8000c68:	683a      	ldr	r2, [r7, #0]
 8000c6a:	2164      	movs	r1, #100	; 0x64
 8000c6c:	f000 fc58 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000c70:	88f8      	ldrh	r0, [r7, #6]
 8000c72:	2300      	movs	r3, #0
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	2168      	movs	r1, #104	; 0x68
 8000c78:	f000 fc52 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000c7c:	88fb      	ldrh	r3, [r7, #6]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	6839      	ldr	r1, [r7, #0]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 f89e 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	6839      	ldr	r1, [r7, #0]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 f8ad 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	6839      	ldr	r1, [r7, #0]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 f935 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000c9e:	e07a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f912 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000ca8:	88fb      	ldrh	r3, [r7, #6]
 8000caa:	2200      	movs	r2, #0
 8000cac:	6839      	ldr	r1, [r7, #0]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 f876 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000cb4:	88f8      	ldrh	r0, [r7, #6]
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	683a      	ldr	r2, [r7, #0]
 8000cba:	2164      	movs	r1, #100	; 0x64
 8000cbc:	f000 fc30 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000cc0:	88f8      	ldrh	r0, [r7, #6]
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	2168      	movs	r1, #104	; 0x68
 8000cc8:	f000 fc2a 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	6839      	ldr	r1, [r7, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f876 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000cd8:	88fb      	ldrh	r3, [r7, #6]
 8000cda:	2201      	movs	r2, #1
 8000cdc:	6839      	ldr	r1, [r7, #0]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f885 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	6839      	ldr	r1, [r7, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f000 f90d 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000cee:	e052      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PU: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 f8ea 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	6839      	ldr	r1, [r7, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 f84e 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000d04:	88f8      	ldrh	r0, [r7, #6]
 8000d06:	2301      	movs	r3, #1
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	2164      	movs	r1, #100	; 0x64
 8000d0c:	f000 fc08 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000d10:	88f8      	ldrh	r0, [r7, #6]
 8000d12:	2301      	movs	r3, #1
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	2168      	movs	r1, #104	; 0x68
 8000d18:	f000 fc02 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000d1c:	88fb      	ldrh	r3, [r7, #6]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	6839      	ldr	r1, [r7, #0]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f84e 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000d28:	88fb      	ldrh	r3, [r7, #6]
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	6839      	ldr	r1, [r7, #0]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f85d 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000d34:	88fb      	ldrh	r3, [r7, #6]
 8000d36:	6839      	ldr	r1, [r7, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 f8e5 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000d3e:	e02a      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PD: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 f8c2 	bl	8000ecc <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000d48:	88fb      	ldrh	r3, [r7, #6]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	6839      	ldr	r1, [r7, #0]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f826 	bl	8000da0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000d54:	88f8      	ldrh	r0, [r7, #6]
 8000d56:	2301      	movs	r3, #1
 8000d58:	683a      	ldr	r2, [r7, #0]
 8000d5a:	2164      	movs	r1, #100	; 0x64
 8000d5c:	f000 fbe0 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000d60:	88f8      	ldrh	r0, [r7, #6]
 8000d62:	2300      	movs	r3, #0
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	2168      	movs	r1, #104	; 0x68
 8000d68:	f000 fbda 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	6839      	ldr	r1, [r7, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f826 	bl	8000dc4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000d78:	88fb      	ldrh	r3, [r7, #6]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	6839      	ldr	r1, [r7, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 f835 	bl	8000dee <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000d84:	88fb      	ldrh	r3, [r7, #6]
 8000d86:	6839      	ldr	r1, [r7, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 f8bd 	bl	8000f08 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000d8e:	e002      	b.n	8000d96 <mfxstm32l152_IO_Config+0x5ca>

  default:
    error_code = (uint8_t) IO_Mode;
 8000d90:	797b      	ldrb	r3, [r7, #5]
 8000d92:	73fb      	strb	r3, [r7, #15]
    break;
 8000d94:	bf00      	nop
  }

  return error_code;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <mfxstm32l152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval None
  */
void mfxstm32l152_IO_InitPin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	6039      	str	r1, [r7, #0]
 8000daa:	80fb      	strh	r3, [r7, #6]
 8000dac:	4613      	mov	r3, r2
 8000dae:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction);
 8000db0:	797b      	ldrb	r3, [r7, #5]
 8000db2:	88f8      	ldrh	r0, [r7, #6]
 8000db4:	683a      	ldr	r2, [r7, #0]
 8000db6:	2160      	movs	r1, #96	; 0x60
 8000db8:	f000 fbb2 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <mfxstm32l152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval None
  */
void mfxstm32l152_IO_SetIrqEvtMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	80fb      	strh	r3, [r7, #6]
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt);
 8000dd4:	797b      	ldrb	r3, [r7, #5]
 8000dd6:	88f8      	ldrh	r0, [r7, #6]
 8000dd8:	683a      	ldr	r2, [r7, #0]
 8000dda:	214c      	movs	r1, #76	; 0x4c
 8000ddc:	f000 fba0 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f003 fb61 	bl	80044a8 <MFX_IO_Delay>
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <mfxstm32l152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval None
  */
void mfxstm32l152_IO_SetIrqTypeMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	4603      	mov	r3, r0
 8000df6:	6039      	str	r1, [r7, #0]
 8000df8:	80fb      	strh	r3, [r7, #6]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type);
 8000dfe:	797b      	ldrb	r3, [r7, #5]
 8000e00:	88f8      	ldrh	r0, [r7, #6]
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	2150      	movs	r1, #80	; 0x50
 8000e06:	f000 fb8b 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f003 fb4c 	bl	80044a8 <MFX_IO_Delay>
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <mfxstm32l152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval None
  */
void mfxstm32l152_IO_WritePin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	80fb      	strh	r3, [r7, #6]
 8000e24:	4613      	mov	r3, r2
 8000e26:	717b      	strb	r3, [r7, #5]
  /* Apply the bit value to the selected pin */
  if (PinState != 0)
 8000e28:	797b      	ldrb	r3, [r7, #5]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d006      	beq.n	8000e3c <mfxstm32l152_IO_WritePin+0x24>
  {
    /* Set the SET register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1);
 8000e2e:	88f8      	ldrh	r0, [r7, #6]
 8000e30:	2301      	movs	r3, #1
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	216c      	movs	r1, #108	; 0x6c
 8000e36:	f000 fb73 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
  else
  {
    /* Set the CLEAR register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
  }
}
 8000e3a:	e005      	b.n	8000e48 <mfxstm32l152_IO_WritePin+0x30>
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
 8000e3c:	88f8      	ldrh	r0, [r7, #6]
 8000e3e:	2301      	movs	r3, #1
 8000e40:	683a      	ldr	r2, [r7, #0]
 8000e42:	2170      	movs	r1, #112	; 0x70
 8000e44:	f000 fb6c 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
}
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <mfxstm32l152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
uint32_t mfxstm32l152_IO_ReadPin(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	80fb      	strh	r3, [r7, #6]
  uint32_t  tmp1 = 0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  uint32_t  tmp2 = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	613b      	str	r3, [r7, #16]
  uint32_t  tmp3 = 0;
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]

  if(IO_Pin & 0x000000FF)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d006      	beq.n	8000e7e <mfxstm32l152_IO_ReadPin+0x2e>
  {
    tmp1 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE1);
 8000e70:	88fb      	ldrh	r3, [r7, #6]
 8000e72:	2110      	movs	r1, #16
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 fae9 	bl	800444c <MFX_IO_Read>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	617b      	str	r3, [r7, #20]
  }
  if(IO_Pin & 0x0000FF00)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d006      	beq.n	8000e96 <mfxstm32l152_IO_ReadPin+0x46>
  {
    tmp2 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE2);
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	2111      	movs	r1, #17
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f003 fadd 	bl	800444c <MFX_IO_Read>
 8000e92:	4603      	mov	r3, r0
 8000e94:	613b      	str	r3, [r7, #16]
  }
  if(IO_Pin & 0x00FF0000)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d006      	beq.n	8000eae <mfxstm32l152_IO_ReadPin+0x5e>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE3);
 8000ea0:	88fb      	ldrh	r3, [r7, #6]
 8000ea2:	2112      	movs	r1, #18
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f003 fad1 	bl	800444c <MFX_IO_Read>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	60fb      	str	r3, [r7, #12]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	021a      	lsls	r2, r3, #8
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	441a      	add	r2, r3
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	041b      	lsls	r3, r3, #16
 8000eba:	4413      	add	r3, r2
 8000ebc:	60fb      	str	r3, [r7, #12]

  return(tmp3 & IO_Pin);
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	4013      	ands	r3, r2
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <mfxstm32l152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_EnableIT(uint16_t DeviceAddr)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8000ed6:	f003 fa3f 	bl	8004358 <MFX_IO_ITConfig>

  /* Enable global IO IT source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	2101      	movs	r1, #1
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fb92 	bl	8000608 <mfxstm32l152_EnableITSource>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <mfxstm32l152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_DisableIT(uint16_t DeviceAddr)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	80fb      	strh	r3, [r7, #6]
  /* Disable global IO IT source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	2101      	movs	r1, #1
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fba3 	bl	8000646 <mfxstm32l152_DisableITSource>
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <mfxstm32l152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_EnablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1);
 8000f14:	88f8      	ldrh	r0, [r7, #6]
 8000f16:	2301      	movs	r3, #1
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	2148      	movs	r1, #72	; 0x48
 8000f1c:	f000 fb00 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <mfxstm32l152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_DisablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0);
 8000f34:	88f8      	ldrh	r0, [r7, #6]
 8000f36:	2300      	movs	r3, #0
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	2148      	movs	r1, #72	; 0x48
 8000f3c:	f000 faf0 	bl	8001520 <mfxstm32l152_reg24_setPinValue>
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <mfxstm32l152_IO_ITStatus>:
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
uint32_t mfxstm32l152_IO_ITStatus(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	80fb      	strh	r3, [r7, #6]
  /* Get the Interrupt status */
  uint8_t   tmp1 = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	73fb      	strb	r3, [r7, #15]
  uint16_t  tmp2 = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	81bb      	strh	r3, [r7, #12]
  uint32_t  tmp3 = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]

  if(IO_Pin & 0xFF)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d006      	beq.n	8000f76 <mfxstm32l152_IO_ITStatus+0x2e>
  {
    tmp1 = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1);
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	210c      	movs	r1, #12
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f003 fa6d 	bl	800444c <MFX_IO_Read>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
  }
  if(IO_Pin & 0xFFFF00)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000f7c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d006      	beq.n	8000f92 <mfxstm32l152_IO_ITStatus+0x4a>
  {
    tmp2 = (uint16_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2);
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	210d      	movs	r1, #13
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f003 fa5f 	bl	800444c <MFX_IO_Read>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	81bb      	strh	r3, [r7, #12]
  }
  if(IO_Pin & 0xFFFF0000)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	0c1b      	lsrs	r3, r3, #16
 8000f96:	041b      	lsls	r3, r3, #16
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d006      	beq.n	8000faa <mfxstm32l152_IO_ITStatus+0x62>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3);
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	210e      	movs	r1, #14
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 fa53 	bl	800444c <MFX_IO_Read>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	60bb      	str	r3, [r7, #8]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 8000faa:	7bfa      	ldrb	r2, [r7, #15]
 8000fac:	89bb      	ldrh	r3, [r7, #12]
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	4413      	add	r3, r2
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	041b      	lsls	r3, r3, #16
 8000fb8:	4413      	add	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]

  return(tmp3 & IO_Pin);
 8000fbc:	68ba      	ldr	r2, [r7, #8]
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	4013      	ands	r3, r2
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <mfxstm32l152_IO_ClearIT>:
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_ClearIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b084      	sub	sp, #16
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	6039      	str	r1, [r7, #0]
 8000fd4:	80fb      	strh	r3, [r7, #6]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = IO_Pin & 0x0000ff;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = IO_Pin >> 8;
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	73bb      	strb	r3, [r7, #14]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = IO_Pin >> 16;
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	0c1b      	lsrs	r3, r3, #16
 8000fe4:	737b      	strb	r3, [r7, #13]

  if (pin_0_7)
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d005      	beq.n	8000ff8 <mfxstm32l152_IO_ClearIT+0x2e>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, pin_0_7);
 8000fec:	7bfa      	ldrb	r2, [r7, #15]
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	2154      	movs	r1, #84	; 0x54
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f003 fa16 	bl	8004424 <MFX_IO_Write>
  }
  if (pin_8_15)
 8000ff8:	7bbb      	ldrb	r3, [r7, #14]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d005      	beq.n	800100a <mfxstm32l152_IO_ClearIT+0x40>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, pin_8_15);
 8000ffe:	7bba      	ldrb	r2, [r7, #14]
 8001000:	88fb      	ldrh	r3, [r7, #6]
 8001002:	2155      	movs	r1, #85	; 0x55
 8001004:	4618      	mov	r0, r3
 8001006:	f003 fa0d 	bl	8004424 <MFX_IO_Write>
  }
  if (pin_16_23)
 800100a:	7b7b      	ldrb	r3, [r7, #13]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d005      	beq.n	800101c <mfxstm32l152_IO_ClearIT+0x52>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, pin_16_23);
 8001010:	7b7a      	ldrb	r2, [r7, #13]
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	2156      	movs	r1, #86	; 0x56
 8001016:	4618      	mov	r0, r3
 8001018:	f003 fa04 	bl	8004424 <MFX_IO_Write>
  }
}
 800101c:	bf00      	nop
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <mfxstm32l152_IDD_Start>:
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */
void mfxstm32l152_IDD_Start(uint16_t DeviceAddr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	80fb      	strh	r3, [r7, #6]
  uint8_t mode = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL);
 8001032:	88fb      	ldrh	r3, [r7, #6]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	b29b      	uxth	r3, r3
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	4618      	mov	r0, r3
 800103c:	f003 fa06 	bl	800444c <MFX_IO_Read>
 8001040:	4603      	mov	r3, r0
 8001042:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be enabled */
  mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	73fb      	strb	r3, [r7, #15]

  /* Start measurement campaign */
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, mode);
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	b29b      	uxth	r3, r3
 8001052:	7bfa      	ldrb	r2, [r7, #15]
 8001054:	2180      	movs	r1, #128	; 0x80
 8001056:	4618      	mov	r0, r3
 8001058:	f003 f9e4 	bl	8004424 <MFX_IO_Write>
}
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <mfxstm32l152_IDD_Config>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */
void mfxstm32l152_IDD_Config(uint16_t DeviceAddr, IDD_ConfigTypeDef MfxIddConfig)
{
 8001064:	b084      	sub	sp, #16
 8001066:	b590      	push	{r4, r7, lr}
 8001068:	b085      	sub	sp, #20
 800106a:	af00      	add	r7, sp, #0
 800106c:	4604      	mov	r4, r0
 800106e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001072:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001076:	4623      	mov	r3, r4
 8001078:	80fb      	strh	r3, [r7, #6]
  uint8_t value = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	73fb      	strb	r3, [r7, #15]
  uint8_t mode = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	73bb      	strb	r3, [r7, #14]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8001082:	88fb      	ldrh	r3, [r7, #6]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	b29b      	uxth	r3, r3
 8001088:	2140      	movs	r1, #64	; 0x40
 800108a:	4618      	mov	r0, r3
 800108c:	f003 f9de 	bl	800444c <MFX_IO_Read>
 8001090:	4603      	mov	r3, r0
 8001092:	73bb      	strb	r3, [r7, #14]

  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8001094:	7bbb      	ldrb	r3, [r7, #14]
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10b      	bne.n	80010b6 <mfxstm32l152_IDD_Config+0x52>
  {
    /* Set the Functionalities to be enabled */
    mode |= MFXSTM32L152_IDD_EN;
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	73bb      	strb	r3, [r7, #14]

    /* Set the new register value */
    MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 80010a6:	88fb      	ldrh	r3, [r7, #6]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	7bba      	ldrb	r2, [r7, #14]
 80010ae:	2140      	movs	r1, #64	; 0x40
 80010b0:	4618      	mov	r0, r3
 80010b2:	f003 f9b7 	bl	8004424 <MFX_IO_Write>
  }

  /* Control register setting: number of shunts */
  value =  ((MfxIddConfig.ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 80010b6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	f003 030e 	and.w	r3, r3, #14
 80010c2:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 80010c4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ce:	b25a      	sxtb	r2, r3
 80010d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 80010da:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80010e4:	b25a      	sxtb	r2, r3
 80010e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, value);
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	2180      	movs	r1, #128	; 0x80
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 f992 	bl	8004424 <MFX_IO_Write>

  /* Idd pre delay configuration: unit and value*/
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8001100:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001104:	b25b      	sxtb	r3, r3
 8001106:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800110a:	b25a      	sxtb	r2, r3
          (MfxIddConfig.PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 800110c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001110:	b25b      	sxtb	r3, r3
 8001112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001116:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8001118:	4313      	orrs	r3, r2
 800111a:	b25b      	sxtb	r3, r3
 800111c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, value);
 800111e:	88fb      	ldrh	r3, [r7, #6]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	b29b      	uxth	r3, r3
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	2181      	movs	r1, #129	; 0x81
 8001128:	4618      	mov	r0, r3
 800112a:	f003 f97b 	bl	8004424 <MFX_IO_Write>

  /* Shunt 0 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt0Value >> 8);
 800112e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b29b      	uxth	r3, r3
 8001134:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, value);
 8001136:	88fb      	ldrh	r3, [r7, #6]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	b29b      	uxth	r3, r3
 800113c:	7bfa      	ldrb	r2, [r7, #15]
 800113e:	2182      	movs	r1, #130	; 0x82
 8001140:	4618      	mov	r0, r3
 8001142:	f003 f96f 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt0Value);
 8001146:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001148:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, value);
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	b29b      	uxth	r3, r3
 8001150:	7bfa      	ldrb	r2, [r7, #15]
 8001152:	2183      	movs	r1, #131	; 0x83
 8001154:	4618      	mov	r0, r3
 8001156:	f003 f965 	bl	8004424 <MFX_IO_Write>

  /* Shunt 1 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt1Value >> 8);
 800115a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800115c:	0a1b      	lsrs	r3, r3, #8
 800115e:	b29b      	uxth	r3, r3
 8001160:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, value);
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	7bfa      	ldrb	r2, [r7, #15]
 800116a:	2184      	movs	r1, #132	; 0x84
 800116c:	4618      	mov	r0, r3
 800116e:	f003 f959 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt1Value);
 8001172:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001174:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, value);
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	7bfa      	ldrb	r2, [r7, #15]
 800117e:	2185      	movs	r1, #133	; 0x85
 8001180:	4618      	mov	r0, r3
 8001182:	f003 f94f 	bl	8004424 <MFX_IO_Write>

  /* Shunt 2 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt2Value >> 8);
 8001186:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001188:	0a1b      	lsrs	r3, r3, #8
 800118a:	b29b      	uxth	r3, r3
 800118c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, value);
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	b29b      	uxth	r3, r3
 8001194:	7bfa      	ldrb	r2, [r7, #15]
 8001196:	2186      	movs	r1, #134	; 0x86
 8001198:	4618      	mov	r0, r3
 800119a:	f003 f943 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt2Value);
 800119e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80011a0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, value);
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	7bfa      	ldrb	r2, [r7, #15]
 80011aa:	2187      	movs	r1, #135	; 0x87
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 f939 	bl	8004424 <MFX_IO_Write>

  /* Shunt 3 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt3Value >> 8);
 80011b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, value);
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	b29b      	uxth	r3, r3
 80011c0:	7bfa      	ldrb	r2, [r7, #15]
 80011c2:	2188      	movs	r1, #136	; 0x88
 80011c4:	4618      	mov	r0, r3
 80011c6:	f003 f92d 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt3Value);
 80011ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011cc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, value);
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	7bfa      	ldrb	r2, [r7, #15]
 80011d6:	2189      	movs	r1, #137	; 0x89
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 f923 	bl	8004424 <MFX_IO_Write>

  /* Shunt 4 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt4Value >> 8);
 80011de:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, value);
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	7bfa      	ldrb	r2, [r7, #15]
 80011ee:	218a      	movs	r1, #138	; 0x8a
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 f917 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt4Value);
 80011f6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80011f8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, value);
 80011fa:	88fb      	ldrh	r3, [r7, #6]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	b29b      	uxth	r3, r3
 8001200:	7bfa      	ldrb	r2, [r7, #15]
 8001202:	218b      	movs	r1, #139	; 0x8b
 8001204:	4618      	mov	r0, r3
 8001206:	f003 f90d 	bl	8004424 <MFX_IO_Write>

  /* Shunt 0 stabilization delay */
  value = MfxIddConfig.Shunt0StabDelay;
 800120a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800120c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, value);
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	b29b      	uxth	r3, r3
 8001214:	7bfa      	ldrb	r2, [r7, #15]
 8001216:	2190      	movs	r1, #144	; 0x90
 8001218:	4618      	mov	r0, r3
 800121a:	f003 f903 	bl	8004424 <MFX_IO_Write>

  /* Shunt 1 stabilization delay */
  value = MfxIddConfig.Shunt1StabDelay;
 800121e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001220:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, value);
 8001222:	88fb      	ldrh	r3, [r7, #6]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	b29b      	uxth	r3, r3
 8001228:	7bfa      	ldrb	r2, [r7, #15]
 800122a:	2191      	movs	r1, #145	; 0x91
 800122c:	4618      	mov	r0, r3
 800122e:	f003 f8f9 	bl	8004424 <MFX_IO_Write>

  /* Shunt 2 stabilization delay */
  value = MfxIddConfig.Shunt2StabDelay;
 8001232:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001234:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, value);
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	b29b      	uxth	r3, r3
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	2192      	movs	r1, #146	; 0x92
 8001240:	4618      	mov	r0, r3
 8001242:	f003 f8ef 	bl	8004424 <MFX_IO_Write>

  /* Shunt 3 stabilization delay */
  value = MfxIddConfig.Shunt3StabDelay;
 8001246:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001248:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, value);
 800124a:	88fb      	ldrh	r3, [r7, #6]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	b29b      	uxth	r3, r3
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	2193      	movs	r1, #147	; 0x93
 8001254:	4618      	mov	r0, r3
 8001256:	f003 f8e5 	bl	8004424 <MFX_IO_Write>

  /* Shunt 4 stabilization delay */
  value = MfxIddConfig.Shunt4StabDelay;
 800125a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800125c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, value);
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	b2db      	uxtb	r3, r3
 8001262:	b29b      	uxth	r3, r3
 8001264:	7bfa      	ldrb	r2, [r7, #15]
 8001266:	2194      	movs	r1, #148	; 0x94
 8001268:	4618      	mov	r0, r3
 800126a:	f003 f8db 	bl	8004424 <MFX_IO_Write>

  /* Idd ampli gain value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.AmpliGain >> 8);
 800126e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	b29b      	uxth	r3, r3
 8001274:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, value);
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	b29b      	uxth	r3, r3
 800127c:	7bfa      	ldrb	r2, [r7, #15]
 800127e:	218c      	movs	r1, #140	; 0x8c
 8001280:	4618      	mov	r0, r3
 8001282:	f003 f8cf 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.AmpliGain);
 8001286:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001288:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, value);
 800128a:	88fb      	ldrh	r3, [r7, #6]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	7bfa      	ldrb	r2, [r7, #15]
 8001292:	218d      	movs	r1, #141	; 0x8d
 8001294:	4618      	mov	r0, r3
 8001296:	f003 f8c5 	bl	8004424 <MFX_IO_Write>

  /* Idd VDD min value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.VddMin >> 8);
 800129a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	b29b      	uxth	r3, r3
 80012a0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, value);
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	7bfa      	ldrb	r2, [r7, #15]
 80012aa:	218e      	movs	r1, #142	; 0x8e
 80012ac:	4618      	mov	r0, r3
 80012ae:	f003 f8b9 	bl	8004424 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.VddMin);
 80012b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012b4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, value);
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	7bfa      	ldrb	r2, [r7, #15]
 80012be:	218f      	movs	r1, #143	; 0x8f
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 f8af 	bl	8004424 <MFX_IO_Write>

  /* Idd number of measurements */
  value = MfxIddConfig.MeasureNb;
 80012c6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80012ca:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, value);
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	7bfa      	ldrb	r2, [r7, #15]
 80012d4:	2196      	movs	r1, #150	; 0x96
 80012d6:	4618      	mov	r0, r3
 80012d8:	f003 f8a4 	bl	8004424 <MFX_IO_Write>

  /* Idd delta delay configuration: unit and value */
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 80012dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80012e0:	b25b      	sxtb	r3, r3
 80012e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80012e6:	b25a      	sxtb	r2, r3
          (MfxIddConfig.DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 80012e8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012f2:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 80012f4:	4313      	orrs	r3, r2
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, value);
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	b29b      	uxth	r3, r3
 8001300:	7bfa      	ldrb	r2, [r7, #15]
 8001302:	2197      	movs	r1, #151	; 0x97
 8001304:	4618      	mov	r0, r3
 8001306:	f003 f88d 	bl	8004424 <MFX_IO_Write>

  /* Idd number of shut on board */
  value = MfxIddConfig.ShuntNbOnBoard;
 800130a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800130e:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, value);
 8001310:	88fb      	ldrh	r3, [r7, #6]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	b29b      	uxth	r3, r3
 8001316:	7bfa      	ldrb	r2, [r7, #15]
 8001318:	2198      	movs	r1, #152	; 0x98
 800131a:	4618      	mov	r0, r3
 800131c:	f003 f882 	bl	8004424 <MFX_IO_Write>
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800132a:	b004      	add	sp, #16
 800132c:	4770      	bx	lr

0800132e <mfxstm32l152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
void mfxstm32l152_IDD_GetValue(uint16_t DeviceAddr, uint32_t *ReadValue)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b084      	sub	sp, #16
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	6039      	str	r1, [r7, #0]
 8001338:	80fb      	strh	r3, [r7, #6]
  uint8_t  data[3];

  MFX_IO_ReadMultiple((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data)) ;
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	b298      	uxth	r0, r3
 8001340:	f107 020c 	add.w	r2, r7, #12
 8001344:	2303      	movs	r3, #3
 8001346:	2114      	movs	r1, #20
 8001348:	f003 f894 	bl	8004474 <MFX_IO_ReadMultiple>

  /* Recompose Idd current value */
  *ReadValue = (data[0] << 16) | (data[1] << 8) | data[2];
 800134c:	7b3b      	ldrb	r3, [r7, #12]
 800134e:	041a      	lsls	r2, r3, #16
 8001350:	7b7b      	ldrb	r3, [r7, #13]
 8001352:	021b      	lsls	r3, r3, #8
 8001354:	4313      	orrs	r3, r2
 8001356:	7bba      	ldrb	r2, [r7, #14]
 8001358:	4313      	orrs	r3, r2
 800135a:	461a      	mov	r2, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	601a      	str	r2, [r3, #0]

}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <mfxstm32l152_IDD_EnableIT>:
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_EnableIT(uint16_t DeviceAddr)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8001372:	f002 fff1 	bl	8004358 <MFX_IO_ITConfig>

  /* Enable global IDD interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	2102      	movs	r1, #2
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f944 	bl	8000608 <mfxstm32l152_EnableITSource>
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <mfxstm32l152_IDD_ClearIT>:
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_ClearIT(uint16_t DeviceAddr)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	80fb      	strh	r3, [r7, #6]
  /* Clear the global IDD interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	2102      	movs	r1, #2
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f98f 	bl	80006ba <mfxstm32l152_ClearGlobalIT>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <mfxstm32l152_IDD_GetITStatus>:
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */
uint8_t mfxstm32l152_IDD_GetITStatus(uint16_t DeviceAddr)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	80fb      	strh	r3, [r7, #6]
  /* Return IDD interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_IDD));
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	2102      	movs	r1, #2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f96b 	bl	800068e <mfxstm32l152_GlobalITStatus>
 80013b8:	4603      	mov	r3, r0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <mfxstm32l152_IDD_DisableIT>:
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_IDD_DisableIT(uint16_t DeviceAddr)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	4603      	mov	r3, r0
 80013ca:	80fb      	strh	r3, [r7, #6]
  /* Disable global IDD interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 80013cc:	88fb      	ldrh	r3, [r7, #6]
 80013ce:	2102      	movs	r1, #2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f938 	bl	8000646 <mfxstm32l152_DisableITSource>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <mfxstm32l152_Error_ReadSrc>:
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadSrc(uint16_t DeviceAddr)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	4603      	mov	r3, r0
 80013e6:	80fb      	strh	r3, [r7, #6]
  /* Get the current source register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_SRC));
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	2103      	movs	r1, #3
 80013f0:	4618      	mov	r0, r3
 80013f2:	f003 f82b 	bl	800444c <MFX_IO_Read>
 80013f6:	4603      	mov	r3, r0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <mfxstm32l152_Error_ReadMsg>:
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadMsg(uint16_t DeviceAddr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
  /* Get the current message register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_MSG));
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	b29b      	uxth	r3, r3
 8001410:	2104      	movs	r1, #4
 8001412:	4618      	mov	r0, r3
 8001414:	f003 f81a 	bl	800444c <MFX_IO_Read>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <mfxstm32l152_Error_EnableIT>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */

void mfxstm32l152_Error_EnableIT(uint16_t DeviceAddr)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 800142c:	f002 ff94 	bl	8004358 <MFX_IO_ITConfig>

  /* Enable global Error interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8001430:	88fb      	ldrh	r3, [r7, #6]
 8001432:	2104      	movs	r1, #4
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff f8e7 	bl	8000608 <mfxstm32l152_EnableITSource>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <mfxstm32l152_Error_ClearIT>:
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Error_ClearIT(uint16_t DeviceAddr)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	4603      	mov	r3, r0
 800144a:	80fb      	strh	r3, [r7, #6]
  /* Clear the global Error interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 800144c:	88fb      	ldrh	r3, [r7, #6]
 800144e:	2104      	movs	r1, #4
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff f932 	bl	80006ba <mfxstm32l152_ClearGlobalIT>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <mfxstm32l152_Error_GetITStatus>:
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */
uint8_t mfxstm32l152_Error_GetITStatus(uint16_t DeviceAddr)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	4603      	mov	r3, r0
 8001466:	80fb      	strh	r3, [r7, #6]
  /* Return Error interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_ERROR));
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	2104      	movs	r1, #4
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f90e 	bl	800068e <mfxstm32l152_GlobalITStatus>
 8001472:	4603      	mov	r3, r0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <mfxstm32l152_Error_DisableIT>:
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_Error_DisableIT(uint16_t DeviceAddr)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	80fb      	strh	r3, [r7, #6]
  /* Disable global Error interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	2104      	movs	r1, #4
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff f8db 	bl	8000646 <mfxstm32l152_DisableITSource>
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <mfxstm32l152_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t mfxstm32l152_GetInstance(uint16_t DeviceAddr)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	73fb      	strb	r3, [r7, #15]
 80014a6:	e00b      	b.n	80014c0 <mfxstm32l152_GetInstance+0x28>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	4a0a      	ldr	r2, [pc, #40]	; (80014d4 <mfxstm32l152_GetInstance+0x3c>)
 80014ac:	5cd3      	ldrb	r3, [r2, r3]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	88fa      	ldrh	r2, [r7, #6]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d101      	bne.n	80014ba <mfxstm32l152_GetInstance+0x22>
    {
      return idx;
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	e006      	b.n	80014c8 <mfxstm32l152_GetInstance+0x30>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	3301      	adds	r3, #1
 80014be:	73fb      	strb	r3, [r7, #15]
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d9f0      	bls.n	80014a8 <mfxstm32l152_GetInstance+0x10>
    }
  }

  return 0xFF;
 80014c6:	23ff      	movs	r3, #255	; 0xff
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	200000e8 	.word	0x200000e8

080014d8 <mfxstm32l152_ReleaseInstance>:
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */
static uint8_t mfxstm32l152_ReleaseInstance(uint16_t DeviceAddr)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check for all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	73fb      	strb	r3, [r7, #15]
 80014e6:	e00f      	b.n	8001508 <mfxstm32l152_ReleaseInstance+0x30>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	4a0c      	ldr	r2, [pc, #48]	; (800151c <mfxstm32l152_ReleaseInstance+0x44>)
 80014ec:	5cd3      	ldrb	r3, [r2, r3]
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	88fa      	ldrh	r2, [r7, #6]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d105      	bne.n	8001502 <mfxstm32l152_ReleaseInstance+0x2a>
    {
      mfxstm32l152[idx] = 0;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	4a08      	ldr	r2, [pc, #32]	; (800151c <mfxstm32l152_ReleaseInstance+0x44>)
 80014fa:	2100      	movs	r1, #0
 80014fc:	54d1      	strb	r1, [r2, r3]
      return idx;
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	e006      	b.n	8001510 <mfxstm32l152_ReleaseInstance+0x38>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	3301      	adds	r3, #1
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	2b02      	cmp	r3, #2
 800150c:	d9ec      	bls.n	80014e8 <mfxstm32l152_ReleaseInstance+0x10>
    }
  }
  return 0xFF;
 800150e:	23ff      	movs	r3, #255	; 0xff
}
 8001510:	4618      	mov	r0, r3
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	200000e8 	.word	0x200000e8

08001520 <mfxstm32l152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */
void mfxstm32l152_reg24_setPinValue(uint16_t DeviceAddr, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue )
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	603a      	str	r2, [r7, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	460b      	mov	r3, r1
 8001530:	717b      	strb	r3, [r7, #5]
 8001532:	4613      	mov	r3, r2
 8001534:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	73fb      	strb	r3, [r7, #15]
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = PinPosition & 0x0000ff;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = PinPosition >> 8;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	0a1b      	lsrs	r3, r3, #8
 8001542:	737b      	strb	r3, [r7, #13]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = PinPosition >> 16;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	0c1b      	lsrs	r3, r3, #16
 8001548:	733b      	strb	r3, [r7, #12]

  if (pin_0_7)
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d01e      	beq.n	800158e <mfxstm32l152_reg24_setPinValue+0x6e>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr);
 8001550:	797a      	ldrb	r2, [r7, #5]
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f002 ff78 	bl	800444c <MFX_IO_Read>
 800155c:	4603      	mov	r3, r0
 800155e:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8001560:	793b      	ldrb	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d004      	beq.n	8001570 <mfxstm32l152_reg24_setPinValue+0x50>
    {
      tmp |= (uint8_t)pin_0_7;
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	7bbb      	ldrb	r3, [r7, #14]
 800156a:	4313      	orrs	r3, r2
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	e008      	b.n	8001582 <mfxstm32l152_reg24_setPinValue+0x62>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 8001570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001574:	43db      	mvns	r3, r3
 8001576:	b25a      	sxtb	r2, r3
 8001578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157c:	4013      	ands	r3, r2
 800157e:	b25b      	sxtb	r3, r3
 8001580:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr, tmp);
 8001582:	7bfa      	ldrb	r2, [r7, #15]
 8001584:	7979      	ldrb	r1, [r7, #5]
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	4618      	mov	r0, r3
 800158a:	f002 ff4b 	bl	8004424 <MFX_IO_Write>
  }

  if (pin_8_15)
 800158e:	7b7b      	ldrb	r3, [r7, #13]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d022      	beq.n	80015da <mfxstm32l152_reg24_setPinValue+0xba>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+1);
 8001594:	797b      	ldrb	r3, [r7, #5]
 8001596:	3301      	adds	r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	4611      	mov	r1, r2
 800159e:	4618      	mov	r0, r3
 80015a0:	f002 ff54 	bl	800444c <MFX_IO_Read>
 80015a4:	4603      	mov	r3, r0
 80015a6:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80015a8:	793b      	ldrb	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d004      	beq.n	80015b8 <mfxstm32l152_reg24_setPinValue+0x98>
    {
      tmp |= (uint8_t)pin_8_15;
 80015ae:	7bfa      	ldrb	r2, [r7, #15]
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	73fb      	strb	r3, [r7, #15]
 80015b6:	e008      	b.n	80015ca <mfxstm32l152_reg24_setPinValue+0xaa>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 80015b8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015bc:	43db      	mvns	r3, r3
 80015be:	b25a      	sxtb	r2, r3
 80015c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c4:	4013      	ands	r3, r2
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+1, tmp);
 80015ca:	797b      	ldrb	r3, [r7, #5]
 80015cc:	3301      	adds	r3, #1
 80015ce:	b2d9      	uxtb	r1, r3
 80015d0:	7bfa      	ldrb	r2, [r7, #15]
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 ff25 	bl	8004424 <MFX_IO_Write>
  }

  if (pin_16_23)
 80015da:	7b3b      	ldrb	r3, [r7, #12]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d022      	beq.n	8001626 <mfxstm32l152_reg24_setPinValue+0x106>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+2);
 80015e0:	797b      	ldrb	r3, [r7, #5]
 80015e2:	3302      	adds	r3, #2
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	4611      	mov	r1, r2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f002 ff2e 	bl	800444c <MFX_IO_Read>
 80015f0:	4603      	mov	r3, r0
 80015f2:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80015f4:	793b      	ldrb	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d004      	beq.n	8001604 <mfxstm32l152_reg24_setPinValue+0xe4>
    {
      tmp |= (uint8_t)pin_16_23;
 80015fa:	7bfa      	ldrb	r2, [r7, #15]
 80015fc:	7b3b      	ldrb	r3, [r7, #12]
 80015fe:	4313      	orrs	r3, r2
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e008      	b.n	8001616 <mfxstm32l152_reg24_setPinValue+0xf6>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 8001604:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001608:	43db      	mvns	r3, r3
 800160a:	b25a      	sxtb	r2, r3
 800160c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001610:	4013      	ands	r3, r2
 8001612:	b25b      	sxtb	r3, r3
 8001614:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+2, tmp);
 8001616:	797b      	ldrb	r3, [r7, #5]
 8001618:	3302      	adds	r3, #2
 800161a:	b2d9      	uxtb	r1, r3
 800161c:	7bfa      	ldrb	r2, [r7, #15]
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	4618      	mov	r0, r3
 8001622:	f002 feff 	bl	8004424 <MFX_IO_Write>
  }
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <OV5640_RegisterBusIO>:
  * @brief  Register component IO bus
  * @param  Component object pointer
  * @retval Component status
  */
int32_t OV5640_RegisterBusIO(OV5640_Object_t *pObj, OV5640_IO_t *pIO)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d103      	bne.n	8001648 <OV5640_RegisterBusIO+0x18>
  {
    ret = OV5640_ERROR;
 8001640:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	e02c      	b.n	80016a2 <OV5640_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	891a      	ldrh	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	695a      	ldr	r2, [r3, #20]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = OV5640_ReadRegWrap;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a0c      	ldr	r2, [pc, #48]	; (80016ac <OV5640_RegisterBusIO+0x7c>)
 800167c:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = OV5640_WriteRegWrap;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <OV5640_RegisterBusIO+0x80>)
 8001682:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	621a      	str	r2, [r3, #32]

    if (pObj->IO.Init != NULL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d004      	beq.n	800169c <OV5640_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4798      	blx	r3
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	e002      	b.n	80016a2 <OV5640_RegisterBusIO+0x72>
    }
    else
    {
      ret = OV5640_ERROR;
 800169c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016a0:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80016a2:	68fb      	ldr	r3, [r7, #12]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	08002ec3 	.word	0x08002ec3
 80016b0:	08002ef5 	.word	0x08002ef5

080016b4 <OV5640_Init>:
  * @param  Resolution  Camera resolution
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_Init(OV5640_Object_t *pObj, uint32_t Resolution, uint32_t PixelFormat)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61bb      	str	r3, [r7, #24]
    {OV5640_AEC_CTRL1F, 0x14},
    {OV5640_SYSTEM_CTROL0, 0x02},
  };
  uint8_t tmp;

  if (pObj->IsInitialized == 0U)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d165      	bne.n	800179a <OV5640_Init+0xe6>
  {
    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d80e      	bhi.n	80016f2 <OV5640_Init+0x3e>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00f      	beq.n	80016fa <OV5640_Init+0x46>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d00c      	beq.n	80016fa <OV5640_Init+0x46>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d009      	beq.n	80016fa <OV5640_Init+0x46>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2b07      	cmp	r3, #7
 80016ea:	d006      	beq.n	80016fa <OV5640_Init+0x46>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b08      	cmp	r3, #8
 80016f0:	d003      	beq.n	80016fa <OV5640_Init+0x46>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f6:	61bb      	str	r3, [r7, #24]
 80016f8:	e04f      	b.n	800179a <OV5640_Init+0xe6>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	e01f      	b.n	8001740 <OV5640_Init+0x8c>
      {
        if (ret != OV5640_ERROR)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001706:	d018      	beq.n	800173a <OV5640_Init+0x86>
        {
          tmp = (uint8_t)OV5640_Common[index][1];
 8001708:	4a26      	ldr	r2, [pc, #152]	; (80017a4 <OV5640_Init+0xf0>)
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	885b      	ldrh	r3, [r3, #2]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	75fb      	strb	r3, [r7, #23]

          if (ov5640_write_reg(&pObj->Ctx, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f103 0018 	add.w	r0, r3, #24
 800171c:	4a21      	ldr	r2, [pc, #132]	; (80017a4 <OV5640_Init+0xf0>)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001724:	f107 0217 	add.w	r2, r7, #23
 8001728:	2301      	movs	r3, #1
 800172a:	f001 fc13 	bl	8002f54 <ov5640_write_reg>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d002      	beq.n	800173a <OV5640_Init+0x86>
          {
            ret = OV5640_ERROR;
 8001734:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001738:	61bb      	str	r3, [r7, #24]
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	3301      	adds	r3, #1
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	2bfd      	cmp	r3, #253	; 0xfd
 8001744:	d9dc      	bls.n	8001700 <OV5640_Init+0x4c>
          }
        }
      }

      if (ret == OV5640_OK)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d126      	bne.n	800179a <OV5640_Init+0xe6>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(pObj, Resolution) != OV5640_OK)
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f000 f9e0 	bl	8001b14 <OV5640_SetResolution>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d003      	beq.n	8001762 <OV5640_Init+0xae>
        {
          ret = OV5640_ERROR;
 800175a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800175e:	61bb      	str	r3, [r7, #24]
 8001760:	e01b      	b.n	800179a <OV5640_Init+0xe6>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(pObj, PixelFormat) != OV5640_OK)
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f000 f833 	bl	80017d0 <OV5640_SetPixelFormat>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <OV5640_Init+0xc4>
        {
          ret = OV5640_ERROR;
 8001770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001774:	61bb      	str	r3, [r7, #24]
 8001776:	e010      	b.n	800179a <OV5640_Init+0xe6>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(pObj, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 8001778:	2300      	movs	r3, #0
 800177a:	2201      	movs	r2, #1
 800177c:	2101      	movs	r1, #1
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f000 fb64 	bl	8001e4c <OV5640_SetPolarities>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <OV5640_Init+0xde>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 800178a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800178e:	61bb      	str	r3, [r7, #24]
 8001790:	e003      	b.n	800179a <OV5640_Init+0xe6>
        }
        else
        {
          pObj->IsInitialized = 1U;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2201      	movs	r2, #1
 8001796:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
      }
    }
  }

  return ret;
 800179a:	69bb      	ldr	r3, [r7, #24]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	08008fc4 	.word	0x08008fc4

080017a8 <OV5640_DeInit>:
  * @brief  De-initializes the camera sensor.
  * @param  pObj  pointer to component object
  * @retval Component status
  */
int32_t OV5640_DeInit(OV5640_Object_t *pObj)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if (pObj->IsInitialized == 1U)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d103      	bne.n	80017c2 <OV5640_DeInit+0x1a>
  {
    /* De-initialize camera sensor interface */
    pObj->IsInitialized = 0U;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return OV5640_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <OV5640_SetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_SetPixelFormat(OV5640_Object_t *pObj, uint32_t PixelFormat)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00f      	beq.n	8001804 <OV5640_SetPixelFormat+0x34>
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d00c      	beq.n	8001804 <OV5640_SetPixelFormat+0x34>
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d009      	beq.n	8001804 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	2b07      	cmp	r3, #7
 80017f4:	d006      	beq.n	8001804 <OV5640_SetPixelFormat+0x34>
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d003      	beq.n	8001804 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	e16a      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	3b01      	subs	r3, #1
 8001808:	2b07      	cmp	r3, #7
 800180a:	f200 80c3 	bhi.w	8001994 <OV5640_SetPixelFormat+0x1c4>
 800180e:	a201      	add	r2, pc, #4	; (adr r2, 8001814 <OV5640_SetPixelFormat+0x44>)
 8001810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001814:	0800188d 	.word	0x0800188d
 8001818:	08001835 	.word	0x08001835
 800181c:	08001995 	.word	0x08001995
 8001820:	08001995 	.word	0x08001995
 8001824:	08001995 	.word	0x08001995
 8001828:	08001995 	.word	0x08001995
 800182c:	080018e5 	.word	0x080018e5
 8001830:	0800193d 	.word	0x0800193d
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	e024      	b.n	8001884 <OV5640_SetPixelFormat+0xb4>
        {
          if (ret != OV5640_ERROR)
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001840:	d01d      	beq.n	800187e <OV5640_SetPixelFormat+0xae>
          {
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 8001842:	4aa8      	ldr	r2, [pc, #672]	; (8001ae4 <OV5640_SetPixelFormat+0x314>)
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	885b      	ldrh	r3, [r3, #2]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f103 0018 	add.w	r0, r3, #24
 8001856:	4aa3      	ldr	r2, [pc, #652]	; (8001ae4 <OV5640_SetPixelFormat+0x314>)
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800185e:	f107 020f 	add.w	r2, r7, #15
 8001862:	2301      	movs	r3, #1
 8001864:	f001 fb76 	bl	8002f54 <ov5640_write_reg>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <OV5640_SetPixelFormat+0xa6>
            {
              ret = OV5640_ERROR;
 800186e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	e003      	b.n	800187e <OV5640_SetPixelFormat+0xae>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8001876:	2101      	movs	r1, #1
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f001 fb08 	bl	8002e8e <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	3301      	adds	r3, #1
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d9d7      	bls.n	800183a <OV5640_SetPixelFormat+0x6a>
            }
          }
        }
        break;
 800188a:	e0af      	b.n	80019ec <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 800188c:	2300      	movs	r3, #0
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	e024      	b.n	80018dc <OV5640_SetPixelFormat+0x10c>
        {
          if (ret != OV5640_ERROR)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001898:	d01d      	beq.n	80018d6 <OV5640_SetPixelFormat+0x106>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 800189a:	4a93      	ldr	r2, [pc, #588]	; (8001ae8 <OV5640_SetPixelFormat+0x318>)
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	885b      	ldrh	r3, [r3, #2]
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f103 0018 	add.w	r0, r3, #24
 80018ae:	4a8e      	ldr	r2, [pc, #568]	; (8001ae8 <OV5640_SetPixelFormat+0x318>)
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80018b6:	f107 020f 	add.w	r2, r7, #15
 80018ba:	2301      	movs	r3, #1
 80018bc:	f001 fb4a 	bl	8002f54 <ov5640_write_reg>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <OV5640_SetPixelFormat+0xfe>
            {
              ret = OV5640_ERROR;
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	e003      	b.n	80018d6 <OV5640_SetPixelFormat+0x106>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 80018ce:	2101      	movs	r1, #1
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f001 fadc 	bl	8002e8e <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	3301      	adds	r3, #1
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d9d7      	bls.n	8001892 <OV5640_SetPixelFormat+0xc2>
            }
          }
        }
        break;
 80018e2:	e083      	b.n	80019ec <OV5640_SetPixelFormat+0x21c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	e024      	b.n	8001934 <OV5640_SetPixelFormat+0x164>
        {
          if (ret != OV5640_ERROR)
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018f0:	d01d      	beq.n	800192e <OV5640_SetPixelFormat+0x15e>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 80018f2:	4a7e      	ldr	r2, [pc, #504]	; (8001aec <OV5640_SetPixelFormat+0x31c>)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	885b      	ldrh	r3, [r3, #2]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f103 0018 	add.w	r0, r3, #24
 8001906:	4a79      	ldr	r2, [pc, #484]	; (8001aec <OV5640_SetPixelFormat+0x31c>)
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800190e:	f107 020f 	add.w	r2, r7, #15
 8001912:	2301      	movs	r3, #1
 8001914:	f001 fb1e 	bl	8002f54 <ov5640_write_reg>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <OV5640_SetPixelFormat+0x156>
            {
              ret = OV5640_ERROR;
 800191e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	e003      	b.n	800192e <OV5640_SetPixelFormat+0x15e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8001926:	2101      	movs	r1, #1
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f001 fab0 	bl	8002e8e <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	3301      	adds	r3, #1
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d9d7      	bls.n	80018ea <OV5640_SetPixelFormat+0x11a>
            }
          }
        }
        break;
 800193a:	e057      	b.n	80019ec <OV5640_SetPixelFormat+0x21c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	e024      	b.n	800198c <OV5640_SetPixelFormat+0x1bc>
        {
          if (ret != OV5640_ERROR)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001948:	d01d      	beq.n	8001986 <OV5640_SetPixelFormat+0x1b6>
          {
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 800194a:	4a69      	ldr	r2, [pc, #420]	; (8001af0 <OV5640_SetPixelFormat+0x320>)
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	885b      	ldrh	r3, [r3, #2]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f103 0018 	add.w	r0, r3, #24
 800195e:	4a64      	ldr	r2, [pc, #400]	; (8001af0 <OV5640_SetPixelFormat+0x320>)
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001966:	f107 020f 	add.w	r2, r7, #15
 800196a:	2301      	movs	r3, #1
 800196c:	f001 faf2 	bl	8002f54 <ov5640_write_reg>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <OV5640_SetPixelFormat+0x1ae>
            {
              ret = OV5640_ERROR;
 8001976:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	e003      	b.n	8001986 <OV5640_SetPixelFormat+0x1b6>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 800197e:	2101      	movs	r1, #1
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f001 fa84 	bl	8002e8e <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	3301      	adds	r3, #1
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d9d7      	bls.n	8001942 <OV5640_SetPixelFormat+0x172>
            }
          }
        }
        break;
 8001992:	e02b      	b.n	80019ec <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8001994:	2300      	movs	r3, #0
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	e024      	b.n	80019e4 <OV5640_SetPixelFormat+0x214>
        {
          if (ret != OV5640_ERROR)
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019a0:	d01d      	beq.n	80019de <OV5640_SetPixelFormat+0x20e>
          {
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 80019a2:	4a54      	ldr	r2, [pc, #336]	; (8001af4 <OV5640_SetPixelFormat+0x324>)
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	4413      	add	r3, r2
 80019aa:	885b      	ldrh	r3, [r3, #2]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f103 0018 	add.w	r0, r3, #24
 80019b6:	4a4f      	ldr	r2, [pc, #316]	; (8001af4 <OV5640_SetPixelFormat+0x324>)
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80019be:	f107 020f 	add.w	r2, r7, #15
 80019c2:	2301      	movs	r3, #1
 80019c4:	f001 fac6 	bl	8002f54 <ov5640_write_reg>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <OV5640_SetPixelFormat+0x206>
            {
              ret = OV5640_ERROR;
 80019ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	e003      	b.n	80019de <OV5640_SetPixelFormat+0x20e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 80019d6:	2101      	movs	r1, #1
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f001 fa58 	bl	8002e8e <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	3301      	adds	r3, #1
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d9d7      	bls.n	800199a <OV5640_SetPixelFormat+0x1ca>
            }
          }
        }
        break;
 80019ea:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d173      	bne.n	8001ada <OV5640_SetPixelFormat+0x30a>
    {
      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f103 0018 	add.w	r0, r3, #24
 80019f8:	f107 020f 	add.w	r2, r7, #15
 80019fc:	2301      	movs	r3, #1
 80019fe:	f643 0121 	movw	r1, #14369	; 0x3821
 8001a02:	f001 fa90 	bl	8002f26 <ov5640_read_reg>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <OV5640_SetPixelFormat+0x244>
      {
        ret = OV5640_ERROR;
 8001a0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	e062      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
      }
      else
      {
        tmp |= (1 << 5);
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	f043 0320 	orr.w	r3, r3, #32
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	73fb      	strb	r3, [r7, #15]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f103 0018 	add.w	r0, r3, #24
 8001a24:	f107 020f 	add.w	r2, r7, #15
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f643 0121 	movw	r1, #14369	; 0x3821
 8001a2e:	f001 fa91 	bl	8002f54 <ov5640_write_reg>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <OV5640_SetPixelFormat+0x270>
        {
          ret = OV5640_ERROR;
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e04c      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
        }
        else
        {
          if (ov5640_read_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f103 0018 	add.w	r0, r3, #24
 8001a46:	f107 020f 	add.w	r2, r7, #15
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	f243 0102 	movw	r1, #12290	; 0x3002
 8001a50:	f001 fa69 	bl	8002f26 <ov5640_read_reg>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <OV5640_SetPixelFormat+0x292>
          {
            ret = OV5640_ERROR;
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	e03b      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
          }
          else
          {
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	f023 031c 	bic.w	r3, r3, #28
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f103 0018 	add.w	r0, r3, #24
 8001a72:	f107 020f 	add.w	r2, r7, #15
 8001a76:	2301      	movs	r3, #1
 8001a78:	f243 0102 	movw	r1, #12290	; 0x3002
 8001a7c:	f001 fa6a 	bl	8002f54 <ov5640_write_reg>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <OV5640_SetPixelFormat+0x2be>
            {
              ret = OV5640_ERROR;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	e025      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
            }
            else
            {
              if (ov5640_read_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f103 0018 	add.w	r0, r3, #24
 8001a94:	f107 020f 	add.w	r2, r7, #15
 8001a98:	2301      	movs	r3, #1
 8001a9a:	f243 0106 	movw	r1, #12294	; 0x3006
 8001a9e:	f001 fa42 	bl	8002f26 <ov5640_read_reg>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <OV5640_SetPixelFormat+0x2e0>
              {
                ret = OV5640_ERROR;
 8001aa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e014      	b.n	8001ada <OV5640_SetPixelFormat+0x30a>
              }
              else
              {
                tmp |= ((1 << 5) | (1 << 3));
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	73fb      	strb	r3, [r7, #15]
                if (ov5640_write_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f103 0018 	add.w	r0, r3, #24
 8001ac0:	f107 020f 	add.w	r2, r7, #15
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f243 0106 	movw	r1, #12294	; 0x3006
 8001aca:	f001 fa43 	bl	8002f54 <ov5640_write_reg>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d002      	beq.n	8001ada <OV5640_SetPixelFormat+0x30a>
                {
                  ret = OV5640_ERROR;
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ad8:	617b      	str	r3, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 8001ada:	697b      	ldr	r3, [r7, #20]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	080093bc 	.word	0x080093bc
 8001ae8:	080093c4 	.word	0x080093c4
 8001aec:	080093cc 	.word	0x080093cc
 8001af0:	080093d4 	.word	0x080093d4
 8001af4:	080093dc 	.word	0x080093dc

08001af8 <OV5640_GetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_GetPixelFormat(OV5640_Object_t *pObj, uint32_t *PixelFormat)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(PixelFormat);

  return OV5640_ERROR;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <OV5640_SetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_SetResolution(OV5640_Object_t *pObj, uint32_t Resolution)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d903      	bls.n	8001b30 <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	e0d8      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	f200 80d1 	bhi.w	8001cda <OV5640_SetResolution+0x1c6>
 8001b38:	a201      	add	r2, pc, #4	; (adr r2, 8001b40 <OV5640_SetResolution+0x2c>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001b55 	.word	0x08001b55
 8001b44:	08001ba3 	.word	0x08001ba3
 8001b48:	08001bf1 	.word	0x08001bf1
 8001b4c:	08001c3f 	.word	0x08001c3f
 8001b50:	08001c8d 	.word	0x08001c8d
  {
    /* Initialize OV5640 */
    switch (Resolution)
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	e01f      	b.n	8001b9a <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b60:	d018      	beq.n	8001b94 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8001b62:	4a62      	ldr	r2, [pc, #392]	; (8001cec <OV5640_SetResolution+0x1d8>)
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	885b      	ldrh	r3, [r3, #2]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f103 0018 	add.w	r0, r3, #24
 8001b76:	4a5d      	ldr	r2, [pc, #372]	; (8001cec <OV5640_SetResolution+0x1d8>)
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001b7e:	f107 020f 	add.w	r2, r7, #15
 8001b82:	2301      	movs	r3, #1
 8001b84:	f001 f9e6 	bl	8002f54 <ov5640_write_reg>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 8001b8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b92:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	3301      	adds	r3, #1
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d9dc      	bls.n	8001b5a <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 8001ba0:	e09f      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	e01f      	b.n	8001be8 <OV5640_SetResolution+0xd4>
        {
          if (ret != OV5640_ERROR)
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bae:	d018      	beq.n	8001be2 <OV5640_SetResolution+0xce>
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
 8001bb0:	4a4f      	ldr	r2, [pc, #316]	; (8001cf0 <OV5640_SetResolution+0x1dc>)
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	885b      	ldrh	r3, [r3, #2]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f103 0018 	add.w	r0, r3, #24
 8001bc4:	4a4a      	ldr	r2, [pc, #296]	; (8001cf0 <OV5640_SetResolution+0x1dc>)
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001bcc:	f107 020f 	add.w	r2, r7, #15
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	f001 f9bf 	bl	8002f54 <ov5640_write_reg>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <OV5640_SetResolution+0xce>
            {
              ret = OV5640_ERROR;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001be0:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	3301      	adds	r3, #1
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d9dc      	bls.n	8001ba8 <OV5640_SetResolution+0x94>
            }
          }
        }
        break;
 8001bee:	e078      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	e01f      	b.n	8001c36 <OV5640_SetResolution+0x122>
        {
          if (ret != OV5640_ERROR)
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bfc:	d018      	beq.n	8001c30 <OV5640_SetResolution+0x11c>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 8001bfe:	4a3d      	ldr	r2, [pc, #244]	; (8001cf4 <OV5640_SetResolution+0x1e0>)
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	885b      	ldrh	r3, [r3, #2]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f103 0018 	add.w	r0, r3, #24
 8001c12:	4a38      	ldr	r2, [pc, #224]	; (8001cf4 <OV5640_SetResolution+0x1e0>)
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001c1a:	f107 020f 	add.w	r2, r7, #15
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f001 f998 	bl	8002f54 <ov5640_write_reg>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <OV5640_SetResolution+0x11c>
            {
              ret = OV5640_ERROR;
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c2e:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	3301      	adds	r3, #1
 8001c34:	613b      	str	r3, [r7, #16]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d9dc      	bls.n	8001bf6 <OV5640_SetResolution+0xe2>
            }
          }
        }
        break;
 8001c3c:	e051      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	e01f      	b.n	8001c84 <OV5640_SetResolution+0x170>
        {
          if (ret != OV5640_ERROR)
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c4a:	d018      	beq.n	8001c7e <OV5640_SetResolution+0x16a>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 8001c4c:	4a2a      	ldr	r2, [pc, #168]	; (8001cf8 <OV5640_SetResolution+0x1e4>)
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	885b      	ldrh	r3, [r3, #2]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f103 0018 	add.w	r0, r3, #24
 8001c60:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <OV5640_SetResolution+0x1e4>)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001c68:	f107 020f 	add.w	r2, r7, #15
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	f001 f971 	bl	8002f54 <ov5640_write_reg>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d002      	beq.n	8001c7e <OV5640_SetResolution+0x16a>
            {
              ret = OV5640_ERROR;
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c7c:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	3301      	adds	r3, #1
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d9dc      	bls.n	8001c44 <OV5640_SetResolution+0x130>
            }
          }
        }
        break;
 8001c8a:	e02a      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	e01f      	b.n	8001cd2 <OV5640_SetResolution+0x1be>
        {
          if (ret != OV5640_ERROR)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c98:	d018      	beq.n	8001ccc <OV5640_SetResolution+0x1b8>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8001c9a:	4a18      	ldr	r2, [pc, #96]	; (8001cfc <OV5640_SetResolution+0x1e8>)
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	885b      	ldrh	r3, [r3, #2]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f103 0018 	add.w	r0, r3, #24
 8001cae:	4a13      	ldr	r2, [pc, #76]	; (8001cfc <OV5640_SetResolution+0x1e8>)
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001cb6:	f107 020f 	add.w	r2, r7, #15
 8001cba:	2301      	movs	r3, #1
 8001cbc:	f001 f94a 	bl	8002f54 <ov5640_write_reg>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <OV5640_SetResolution+0x1b8>
            {
              ret = OV5640_ERROR;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cca:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d9dc      	bls.n	8001c92 <OV5640_SetResolution+0x17e>
            }
          }
        }
        break;
 8001cd8:	e003      	b.n	8001ce2 <OV5640_SetResolution+0x1ce>
      default:
        ret = OV5640_ERROR;
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cde:	617b      	str	r3, [r7, #20]
        break;
 8001ce0:	bf00      	nop
    }
  }

  return ret;
 8001ce2:	697b      	ldr	r3, [r7, #20]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	080093e4 	.word	0x080093e4
 8001cf0:	080093f4 	.word	0x080093f4
 8001cf4:	08009404 	.word	0x08009404
 8001cf8:	08009414 	.word	0x08009414
 8001cfc:	08009424 	.word	0x08009424

08001d00 <OV5640_GetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_GetResolution(OV5640_Object_t *pObj, uint32_t *Resolution)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t x_size;
  uint16_t y_size;
  uint8_t tmp;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_HIGH, &tmp, 1) != OV5640_OK)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f103 0018 	add.w	r0, r3, #24
 8001d10:	f107 020f 	add.w	r2, r7, #15
 8001d14:	2301      	movs	r3, #1
 8001d16:	f643 0108 	movw	r1, #14344	; 0x3808
 8001d1a:	f001 f904 	bl	8002f26 <ov5640_read_reg>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <OV5640_GetResolution+0x2c>
  {
    ret = OV5640_ERROR;
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	e08a      	b.n	8001e42 <OV5640_GetResolution+0x142>
  }
  else
  {
    x_size = (uint16_t)tmp << 8U;
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	021b      	lsls	r3, r3, #8
 8001d32:	827b      	strh	r3, [r7, #18]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_LOW, &tmp, 1) != OV5640_OK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f103 0018 	add.w	r0, r3, #24
 8001d3a:	f107 020f 	add.w	r2, r7, #15
 8001d3e:	2301      	movs	r3, #1
 8001d40:	f643 0109 	movw	r1, #14345	; 0x3809
 8001d44:	f001 f8ef 	bl	8002f26 <ov5640_read_reg>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <OV5640_GetResolution+0x56>
    {
      ret = OV5640_ERROR;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	e075      	b.n	8001e42 <OV5640_GetResolution+0x142>
    }
    else
    {
      x_size |= tmp;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	8a7b      	ldrh	r3, [r7, #18]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	827b      	strh	r3, [r7, #18]

      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_HIGH, &tmp, 1) != OV5640_OK)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f103 0018 	add.w	r0, r3, #24
 8001d66:	f107 020f 	add.w	r2, r7, #15
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	f643 010a 	movw	r1, #14346	; 0x380a
 8001d70:	f001 f8d9 	bl	8002f26 <ov5640_read_reg>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <OV5640_GetResolution+0x82>
      {
        ret = OV5640_ERROR;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	e05f      	b.n	8001e42 <OV5640_GetResolution+0x142>
      }
      else
      {
        y_size = (uint16_t)tmp << 8U;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	823b      	strh	r3, [r7, #16]
        if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_LOW, &tmp, 1) != OV5640_OK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f103 0018 	add.w	r0, r3, #24
 8001d90:	f107 020f 	add.w	r2, r7, #15
 8001d94:	2301      	movs	r3, #1
 8001d96:	f643 010b 	movw	r1, #14347	; 0x380b
 8001d9a:	f001 f8c4 	bl	8002f26 <ov5640_read_reg>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <OV5640_GetResolution+0xac>
        {
          ret = OV5640_ERROR;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e04a      	b.n	8001e42 <OV5640_GetResolution+0x142>
        }
        else
        {
          y_size |= tmp;
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	8a3b      	ldrh	r3, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	823b      	strh	r3, [r7, #16]

          if ((x_size == 800U) && (y_size == 480U))
 8001db6:	8a7b      	ldrh	r3, [r7, #18]
 8001db8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001dbc:	d109      	bne.n	8001dd2 <OV5640_GetResolution+0xd2>
 8001dbe:	8a3b      	ldrh	r3, [r7, #16]
 8001dc0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001dc4:	d105      	bne.n	8001dd2 <OV5640_GetResolution+0xd2>
          {
            *Resolution = OV5640_R800x480;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	2204      	movs	r2, #4
 8001dca:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	e037      	b.n	8001e42 <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 640U) && (y_size == 480U))
 8001dd2:	8a7b      	ldrh	r3, [r7, #18]
 8001dd4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8001dd8:	d109      	bne.n	8001dee <OV5640_GetResolution+0xee>
 8001dda:	8a3b      	ldrh	r3, [r7, #16]
 8001ddc:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001de0:	d105      	bne.n	8001dee <OV5640_GetResolution+0xee>
          {
            *Resolution = OV5640_R640x480;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2203      	movs	r2, #3
 8001de6:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]
 8001dec:	e029      	b.n	8001e42 <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 480U) && (y_size == 272U))
 8001dee:	8a7b      	ldrh	r3, [r7, #18]
 8001df0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001df4:	d109      	bne.n	8001e0a <OV5640_GetResolution+0x10a>
 8001df6:	8a3b      	ldrh	r3, [r7, #16]
 8001df8:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001dfc:	d105      	bne.n	8001e0a <OV5640_GetResolution+0x10a>
          {
            *Resolution = OV5640_R480x272;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	2202      	movs	r2, #2
 8001e02:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	e01b      	b.n	8001e42 <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 320U) && (y_size == 240U))
 8001e0a:	8a7b      	ldrh	r3, [r7, #18]
 8001e0c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e10:	d108      	bne.n	8001e24 <OV5640_GetResolution+0x124>
 8001e12:	8a3b      	ldrh	r3, [r7, #16]
 8001e14:	2bf0      	cmp	r3, #240	; 0xf0
 8001e16:	d105      	bne.n	8001e24 <OV5640_GetResolution+0x124>
          {
            *Resolution = OV5640_R320x240;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	e00e      	b.n	8001e42 <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 160U) && (y_size == 120U))
 8001e24:	8a7b      	ldrh	r3, [r7, #18]
 8001e26:	2ba0      	cmp	r3, #160	; 0xa0
 8001e28:	d108      	bne.n	8001e3c <OV5640_GetResolution+0x13c>
 8001e2a:	8a3b      	ldrh	r3, [r7, #16]
 8001e2c:	2b78      	cmp	r3, #120	; 0x78
 8001e2e:	d105      	bne.n	8001e3c <OV5640_GetResolution+0x13c>
          {
            *Resolution = OV5640_R160x120;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	e002      	b.n	8001e42 <OV5640_GetResolution+0x142>
          }
          else
          {
            ret = OV5640_ERROR;
 8001e3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e40:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 8001e42:	697b      	ldr	r3, [r7, #20]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <OV5640_SetPolarities>:
  * @param  VsyncPolarity Polarity of the Vsync
  * @retval Component status
  */
int32_t OV5640_SetPolarities(OV5640_Object_t *pObj, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]

  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d011      	beq.n	8001e88 <OV5640_SetPolarities+0x3c>
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d002      	beq.n	8001e70 <OV5640_SetPolarities+0x24>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d10b      	bne.n	8001e88 <OV5640_SetPolarities+0x3c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d105      	bne.n	8001e88 <OV5640_SetPolarities+0x3c>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d006      	beq.n	8001e90 <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 8001e88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e01e      	b.n	8001ece <OV5640_SetPolarities+0x82>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	015b      	lsls	r3, r3, #5
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	74fb      	strb	r3, [r7, #19]

    if (ov5640_write_reg(&pObj->Ctx, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f103 0018 	add.w	r0, r3, #24
 8001eb4:	f107 0213 	add.w	r2, r7, #19
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f244 7140 	movw	r1, #18240	; 0x4740
 8001ebe:	f001 f849 	bl	8002f54 <ov5640_write_reg>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <OV5640_SetPolarities+0x82>
    {
      ret = OV5640_ERROR;
 8001ec8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ecc:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8001ece:	697b      	ldr	r3, [r7, #20]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <OV5640_ReadID>:
  * @param  pObj  pointer to component object
  * @param  Id    pointer to component ID
  * @retval Component status
  */
int32_t OV5640_ReadID(OV5640_Object_t *pObj, uint32_t *Id)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  /* Initialize I2C */
  pObj->IO.Init();
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4798      	blx	r3

  /* Prepare the camera to be configured */
  tmp = 0x80;
 8001ee8:	2380      	movs	r3, #128	; 0x80
 8001eea:	72fb      	strb	r3, [r7, #11]
  if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSTEM_CTROL0, &tmp, 1) != OV5640_OK)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f103 0018 	add.w	r0, r3, #24
 8001ef2:	f107 020b 	add.w	r2, r7, #11
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	f243 0108 	movw	r1, #12296	; 0x3008
 8001efc:	f001 f82a 	bl	8002f54 <ov5640_write_reg>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <OV5640_ReadID+0x36>
  {
    ret = OV5640_ERROR;
 8001f06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	e032      	b.n	8001f74 <OV5640_ReadID+0x9c>
  }
  else
  {
    (void)OV5640_Delay(pObj, 500);
 8001f0e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 ffbb 	bl	8002e8e <OV5640_Delay>

    if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_HIGH_BYTE, &tmp, 1) != OV5640_OK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f103 0018 	add.w	r0, r3, #24
 8001f1e:	f107 020b 	add.w	r2, r7, #11
 8001f22:	2301      	movs	r3, #1
 8001f24:	f243 010a 	movw	r1, #12298	; 0x300a
 8001f28:	f000 fffd 	bl	8002f26 <ov5640_read_reg>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <OV5640_ReadID+0x62>
    {
      ret = OV5640_ERROR;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	e01c      	b.n	8001f74 <OV5640_ReadID+0x9c>
    }
    else
    {
      *Id = (uint32_t)tmp << 8U;
 8001f3a:	7afb      	ldrb	r3, [r7, #11]
 8001f3c:	021a      	lsls	r2, r3, #8
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	601a      	str	r2, [r3, #0]
      if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_LOW_BYTE, &tmp, 1) != OV5640_OK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f103 0018 	add.w	r0, r3, #24
 8001f48:	f107 020b 	add.w	r2, r7, #11
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	f243 010b 	movw	r1, #12299	; 0x300b
 8001f52:	f000 ffe8 	bl	8002f26 <ov5640_read_reg>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <OV5640_ReadID+0x8c>
      {
        ret = OV5640_ERROR;
 8001f5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	e007      	b.n	8001f74 <OV5640_ReadID+0x9c>
      }
      else
      {
        *Id |= tmp;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	7afa      	ldrb	r2, [r7, #11]
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	601a      	str	r2, [r3, #0]
        ret = OV5640_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Component status */
  return ret;
 8001f74:	68fb      	ldr	r3, [r7, #12]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <OV5640_GetCapabilities>:
  * @param  pObj          pointer to component object
  * @param  Capabilities  pointer to component Capabilities
  * @retval Component status
  */
int32_t OV5640_GetCapabilities(OV5640_Object_t *pObj, OV5640_Capabilities_t *Capabilities)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b085      	sub	sp, #20
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d103      	bne.n	8001f96 <OV5640_GetCapabilities+0x18>
  {
    ret = OV5640_ERROR;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	e01f      	b.n	8001fd6 <OV5640_GetCapabilities+0x58>
  }
  else
  {
    Capabilities->Config_Brightness    = 1;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	60da      	str	r2, [r3, #12]
    Capabilities->Config_Contrast      = 1;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	615a      	str	r2, [r3, #20]
    Capabilities->Config_HueDegree     = 1;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	619a      	str	r2, [r3, #24]
    Capabilities->Config_LightMode     = 1;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2201      	movs	r2, #1
 8001fac:	605a      	str	r2, [r3, #4]
    Capabilities->Config_MirrorFlip    = 1;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	61da      	str	r2, [r3, #28]
    Capabilities->Config_NightMode     = 1;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	625a      	str	r2, [r3, #36]	; 0x24
    Capabilities->Config_Resolution    = 1;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]
    Capabilities->Config_Saturation    = 1;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	611a      	str	r2, [r3, #16]
    Capabilities->Config_SpecialEffect = 1;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	609a      	str	r2, [r3, #8]
    Capabilities->Config_Zoom          = 1;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	621a      	str	r2, [r3, #32]

    ret = OV5640_OK;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <OV5640_SetLightMode>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetLightMode(OV5640_Object_t *pObj, uint32_t LightMode)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
    {OV5640_AWB_G_GAIN_LSB, 0x00},
    {OV5640_AWB_B_GAIN_MSB, 0x04},
    {OV5640_AWB_B_GAIN_LSB, 0xF3},
  };

  tmp = 0x00;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_MANUAL_CONTROL, &tmp, 1);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f103 0018 	add.w	r0, r3, #24
 8001ff8:	f107 020f 	add.w	r2, r7, #15
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	f243 4106 	movw	r1, #13318	; 0x3406
 8002002:	f000 ffa7 	bl	8002f54 <ov5640_write_reg>
 8002006:	6178      	str	r0, [r7, #20]
  if (ret == OV5640_OK)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10c      	bne.n	8002028 <OV5640_SetLightMode+0x44>
  {
    tmp = 0x46;
 800200e:	2346      	movs	r3, #70	; 0x46
 8002010:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL16, &tmp, 1);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f103 0018 	add.w	r0, r3, #24
 8002018:	f107 020f 	add.w	r2, r7, #15
 800201c:	2301      	movs	r3, #1
 800201e:	f245 1190 	movw	r1, #20880	; 0x5190
 8002022:	f000 ff97 	bl	8002f54 <ov5640_write_reg>
 8002026:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10c      	bne.n	8002048 <OV5640_SetLightMode+0x64>
  {
    tmp = 0xF8;
 800202e:	23f8      	movs	r3, #248	; 0xf8
 8002030:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL17, &tmp, 1);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f103 0018 	add.w	r0, r3, #24
 8002038:	f107 020f 	add.w	r2, r7, #15
 800203c:	2301      	movs	r3, #1
 800203e:	f245 1191 	movw	r1, #20881	; 0x5191
 8002042:	f000 ff87 	bl	8002f54 <ov5640_write_reg>
 8002046:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10c      	bne.n	8002068 <OV5640_SetLightMode+0x84>
  {
    tmp = 0x04;
 800204e:	2304      	movs	r3, #4
 8002050:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL18, &tmp, 1);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f103 0018 	add.w	r0, r3, #24
 8002058:	f107 020f 	add.w	r2, r7, #15
 800205c:	2301      	movs	r3, #1
 800205e:	f245 1192 	movw	r1, #20882	; 0x5192
 8002062:	f000 ff77 	bl	8002f54 <ov5640_write_reg>
 8002066:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	2b00      	cmp	r3, #0
 800206c:	f040 80db 	bne.w	8002226 <OV5640_SetLightMode+0x242>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	3b01      	subs	r3, #1
 8002074:	2b07      	cmp	r3, #7
 8002076:	f200 80af 	bhi.w	80021d8 <OV5640_SetLightMode+0x1f4>
 800207a:	a201      	add	r2, pc, #4	; (adr r2, 8002080 <OV5640_SetLightMode+0x9c>)
 800207c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002080:	080020a1 	.word	0x080020a1
 8002084:	080020ef 	.word	0x080020ef
 8002088:	080021d9 	.word	0x080021d9
 800208c:	0800218b 	.word	0x0800218b
 8002090:	080021d9 	.word	0x080021d9
 8002094:	080021d9 	.word	0x080021d9
 8002098:	080021d9 	.word	0x080021d9
 800209c:	0800213d 	.word	0x0800213d
  {
    switch (LightMode)
    {
      case OV5640_LIGHT_SUNNY:
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	e01f      	b.n	80020e6 <OV5640_SetLightMode+0x102>
        {
          if (ret != OV5640_ERROR)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020ac:	d018      	beq.n	80020e0 <OV5640_SetLightMode+0xfc>
          {
            tmp = (uint8_t)OV5640_LightModeSunny[index][1];
 80020ae:	4a61      	ldr	r2, [pc, #388]	; (8002234 <OV5640_SetLightMode+0x250>)
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	885b      	ldrh	r3, [r3, #2]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeSunny[index][0], &tmp, 1) != OV5640_OK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f103 0018 	add.w	r0, r3, #24
 80020c2:	4a5c      	ldr	r2, [pc, #368]	; (8002234 <OV5640_SetLightMode+0x250>)
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80020ca:	f107 020f 	add.w	r2, r7, #15
 80020ce:	2301      	movs	r3, #1
 80020d0:	f000 ff40 	bl	8002f54 <ov5640_write_reg>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <OV5640_SetLightMode+0xfc>
            {
              ret = OV5640_ERROR;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020de:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	3301      	adds	r3, #1
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	2b06      	cmp	r3, #6
 80020ea:	d9dc      	bls.n	80020a6 <OV5640_SetLightMode+0xc2>
            }
          }
        }
        break;
 80020ec:	e09c      	b.n	8002228 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_OFFICE:
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	e01f      	b.n	8002134 <OV5640_SetLightMode+0x150>
        {
          if (ret != OV5640_ERROR)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020fa:	d018      	beq.n	800212e <OV5640_SetLightMode+0x14a>
          {
            tmp = (uint8_t)OV5640_LightModeOffice[index][1];
 80020fc:	4a4e      	ldr	r2, [pc, #312]	; (8002238 <OV5640_SetLightMode+0x254>)
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	885b      	ldrh	r3, [r3, #2]
 8002106:	b2db      	uxtb	r3, r3
 8002108:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeOffice[index][0], &tmp, 1) != OV5640_OK)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f103 0018 	add.w	r0, r3, #24
 8002110:	4a49      	ldr	r2, [pc, #292]	; (8002238 <OV5640_SetLightMode+0x254>)
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8002118:	f107 020f 	add.w	r2, r7, #15
 800211c:	2301      	movs	r3, #1
 800211e:	f000 ff19 	bl	8002f54 <ov5640_write_reg>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d002      	beq.n	800212e <OV5640_SetLightMode+0x14a>
            {
              ret = OV5640_ERROR;
 8002128:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800212c:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	3301      	adds	r3, #1
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	2b06      	cmp	r3, #6
 8002138:	d9dc      	bls.n	80020f4 <OV5640_SetLightMode+0x110>
            }
          }
        }
        break;
 800213a:	e075      	b.n	8002228 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_CLOUDY:
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]
 8002140:	e01f      	b.n	8002182 <OV5640_SetLightMode+0x19e>
        {
          if (ret != OV5640_ERROR)
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002148:	d018      	beq.n	800217c <OV5640_SetLightMode+0x198>
          {
            tmp = (uint8_t)OV5640_LightModeCloudy[index][1];
 800214a:	4a3c      	ldr	r2, [pc, #240]	; (800223c <OV5640_SetLightMode+0x258>)
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	885b      	ldrh	r3, [r3, #2]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeCloudy[index][0], &tmp, 1) != OV5640_OK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f103 0018 	add.w	r0, r3, #24
 800215e:	4a37      	ldr	r2, [pc, #220]	; (800223c <OV5640_SetLightMode+0x258>)
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8002166:	f107 020f 	add.w	r2, r7, #15
 800216a:	2301      	movs	r3, #1
 800216c:	f000 fef2 	bl	8002f54 <ov5640_write_reg>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <OV5640_SetLightMode+0x198>
            {
              ret = OV5640_ERROR;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800217a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	3301      	adds	r3, #1
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	2b06      	cmp	r3, #6
 8002186:	d9dc      	bls.n	8002142 <OV5640_SetLightMode+0x15e>
            }
          }
        }
        break;
 8002188:	e04e      	b.n	8002228 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_HOME:
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	e01f      	b.n	80021d0 <OV5640_SetLightMode+0x1ec>
        {
          if (ret != OV5640_ERROR)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002196:	d018      	beq.n	80021ca <OV5640_SetLightMode+0x1e6>
          {
            tmp = (uint8_t)OV5640_LightModeHome[index][1];
 8002198:	4a29      	ldr	r2, [pc, #164]	; (8002240 <OV5640_SetLightMode+0x25c>)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	885b      	ldrh	r3, [r3, #2]
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeHome[index][0], &tmp, 1) != OV5640_OK)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f103 0018 	add.w	r0, r3, #24
 80021ac:	4a24      	ldr	r2, [pc, #144]	; (8002240 <OV5640_SetLightMode+0x25c>)
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80021b4:	f107 020f 	add.w	r2, r7, #15
 80021b8:	2301      	movs	r3, #1
 80021ba:	f000 fecb 	bl	8002f54 <ov5640_write_reg>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d002      	beq.n	80021ca <OV5640_SetLightMode+0x1e6>
            {
              ret = OV5640_ERROR;
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021c8:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	3301      	adds	r3, #1
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d9dc      	bls.n	8002190 <OV5640_SetLightMode+0x1ac>
            }
          }
        }
        break;
 80021d6:	e027      	b.n	8002228 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_AUTO:
      default :
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	e01f      	b.n	800221e <OV5640_SetLightMode+0x23a>
        {
          if (ret != OV5640_ERROR)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d018      	beq.n	8002218 <OV5640_SetLightMode+0x234>
          {
            tmp = (uint8_t)OV5640_LightModeAuto[index][1];
 80021e6:	4a17      	ldr	r2, [pc, #92]	; (8002244 <OV5640_SetLightMode+0x260>)
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	885b      	ldrh	r3, [r3, #2]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeAuto[index][0], &tmp, 1) != OV5640_OK)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f103 0018 	add.w	r0, r3, #24
 80021fa:	4a12      	ldr	r2, [pc, #72]	; (8002244 <OV5640_SetLightMode+0x260>)
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8002202:	f107 020f 	add.w	r2, r7, #15
 8002206:	2301      	movs	r3, #1
 8002208:	f000 fea4 	bl	8002f54 <ov5640_write_reg>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d002      	beq.n	8002218 <OV5640_SetLightMode+0x234>
            {
              ret = OV5640_ERROR;
 8002212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002216:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	3301      	adds	r3, #1
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	2b06      	cmp	r3, #6
 8002222:	d9dc      	bls.n	80021de <OV5640_SetLightMode+0x1fa>
            }
          }
        }
        break;
 8002224:	e000      	b.n	8002228 <OV5640_SetLightMode+0x244>
    }
  }
 8002226:	bf00      	nop
  return ret;
 8002228:	697b      	ldr	r3, [r7, #20]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	08009434 	.word	0x08009434
 8002238:	08009450 	.word	0x08009450
 800223c:	0800946c 	.word	0x0800946c
 8002240:	08009488 	.word	0x08009488
 8002244:	080094a4 	.word	0x080094a4

08002248 <OV5640_SetColorEffect>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetColorEffect(OV5640_Object_t *pObj, uint32_t Effect)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	3b01      	subs	r3, #1
 8002256:	2b1f      	cmp	r3, #31
 8002258:	f200 81c0 	bhi.w	80025dc <OV5640_SetColorEffect+0x394>
 800225c:	a201      	add	r2, pc, #4	; (adr r2, 8002264 <OV5640_SetColorEffect+0x1c>)
 800225e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002262:	bf00      	nop
 8002264:	080022e5 	.word	0x080022e5
 8002268:	0800236f 	.word	0x0800236f
 800226c:	080025dd 	.word	0x080025dd
 8002270:	080023f9 	.word	0x080023f9
 8002274:	080025dd 	.word	0x080025dd
 8002278:	080025dd 	.word	0x080025dd
 800227c:	080025dd 	.word	0x080025dd
 8002280:	08002483 	.word	0x08002483
 8002284:	080025dd 	.word	0x080025dd
 8002288:	080025dd 	.word	0x080025dd
 800228c:	080025dd 	.word	0x080025dd
 8002290:	080025dd 	.word	0x080025dd
 8002294:	080025dd 	.word	0x080025dd
 8002298:	080025dd 	.word	0x080025dd
 800229c:	080025dd 	.word	0x080025dd
 80022a0:	0800250d 	.word	0x0800250d
 80022a4:	080025dd 	.word	0x080025dd
 80022a8:	080025dd 	.word	0x080025dd
 80022ac:	080025dd 	.word	0x080025dd
 80022b0:	080025dd 	.word	0x080025dd
 80022b4:	080025dd 	.word	0x080025dd
 80022b8:	080025dd 	.word	0x080025dd
 80022bc:	080025dd 	.word	0x080025dd
 80022c0:	080025dd 	.word	0x080025dd
 80022c4:	080025dd 	.word	0x080025dd
 80022c8:	080025dd 	.word	0x080025dd
 80022cc:	080025dd 	.word	0x080025dd
 80022d0:	080025dd 	.word	0x080025dd
 80022d4:	080025dd 	.word	0x080025dd
 80022d8:	080025dd 	.word	0x080025dd
 80022dc:	080025dd 	.word	0x080025dd
 80022e0:	08002595 	.word	0x08002595
  uint8_t tmp;

  switch (Effect)
  {
    case OV5640_COLOR_EFFECT_BLUE:
      tmp = 0xFF;
 80022e4:	23ff      	movs	r3, #255	; 0xff
 80022e6:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f103 0018 	add.w	r0, r3, #24
 80022ee:	f107 020b 	add.w	r2, r7, #11
 80022f2:	2301      	movs	r3, #1
 80022f4:	f245 0101 	movw	r1, #20481	; 0x5001
 80022f8:	f000 fe2c 	bl	8002f54 <ov5640_write_reg>
 80022fc:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10c      	bne.n	800231e <OV5640_SetColorEffect+0xd6>
      {
        tmp = 0x18;
 8002304:	2318      	movs	r3, #24
 8002306:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f103 0018 	add.w	r0, r3, #24
 800230e:	f107 020b 	add.w	r2, r7, #11
 8002312:	2301      	movs	r3, #1
 8002314:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002318:	f000 fe1c 	bl	8002f54 <ov5640_write_reg>
 800231c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10c      	bne.n	800233e <OV5640_SetColorEffect+0xf6>
      {
        tmp = 0xA0;
 8002324:	23a0      	movs	r3, #160	; 0xa0
 8002326:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f103 0018 	add.w	r0, r3, #24
 800232e:	f107 020b 	add.w	r2, r7, #11
 8002332:	2301      	movs	r3, #1
 8002334:	f245 5183 	movw	r1, #21891	; 0x5583
 8002338:	f000 fe0c 	bl	8002f54 <ov5640_write_reg>
 800233c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10c      	bne.n	800235e <OV5640_SetColorEffect+0x116>
      {
        tmp = 0x40;
 8002344:	2340      	movs	r3, #64	; 0x40
 8002346:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f103 0018 	add.w	r0, r3, #24
 800234e:	f107 020b 	add.w	r2, r7, #11
 8002352:	2301      	movs	r3, #1
 8002354:	f245 5184 	movw	r1, #21892	; 0x5584
 8002358:	f000 fdfc 	bl	8002f54 <ov5640_write_reg>
 800235c:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 815f 	beq.w	8002624 <OV5640_SetColorEffect+0x3dc>
      {
        ret = OV5640_ERROR;
 8002366:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800236a:	60fb      	str	r3, [r7, #12]
      }
      break;
 800236c:	e15a      	b.n	8002624 <OV5640_SetColorEffect+0x3dc>

    case OV5640_COLOR_EFFECT_RED:
      tmp = 0xFF;
 800236e:	23ff      	movs	r3, #255	; 0xff
 8002370:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f103 0018 	add.w	r0, r3, #24
 8002378:	f107 020b 	add.w	r2, r7, #11
 800237c:	2301      	movs	r3, #1
 800237e:	f245 0101 	movw	r1, #20481	; 0x5001
 8002382:	f000 fde7 	bl	8002f54 <ov5640_write_reg>
 8002386:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10c      	bne.n	80023a8 <OV5640_SetColorEffect+0x160>
      {
        tmp = 0x18;
 800238e:	2318      	movs	r3, #24
 8002390:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f103 0018 	add.w	r0, r3, #24
 8002398:	f107 020b 	add.w	r2, r7, #11
 800239c:	2301      	movs	r3, #1
 800239e:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80023a2:	f000 fdd7 	bl	8002f54 <ov5640_write_reg>
 80023a6:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10c      	bne.n	80023c8 <OV5640_SetColorEffect+0x180>
      {
        tmp = 0x80;
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f103 0018 	add.w	r0, r3, #24
 80023b8:	f107 020b 	add.w	r2, r7, #11
 80023bc:	2301      	movs	r3, #1
 80023be:	f245 5183 	movw	r1, #21891	; 0x5583
 80023c2:	f000 fdc7 	bl	8002f54 <ov5640_write_reg>
 80023c6:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d10c      	bne.n	80023e8 <OV5640_SetColorEffect+0x1a0>
      {
        tmp = 0xC0;
 80023ce:	23c0      	movs	r3, #192	; 0xc0
 80023d0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f103 0018 	add.w	r0, r3, #24
 80023d8:	f107 020b 	add.w	r2, r7, #11
 80023dc:	2301      	movs	r3, #1
 80023de:	f245 5184 	movw	r1, #21892	; 0x5584
 80023e2:	f000 fdb7 	bl	8002f54 <ov5640_write_reg>
 80023e6:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 811c 	beq.w	8002628 <OV5640_SetColorEffect+0x3e0>
      {
        ret = OV5640_ERROR;
 80023f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023f4:	60fb      	str	r3, [r7, #12]
      }
      break;
 80023f6:	e117      	b.n	8002628 <OV5640_SetColorEffect+0x3e0>

    case OV5640_COLOR_EFFECT_GREEN:
      tmp = 0xFF;
 80023f8:	23ff      	movs	r3, #255	; 0xff
 80023fa:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f103 0018 	add.w	r0, r3, #24
 8002402:	f107 020b 	add.w	r2, r7, #11
 8002406:	2301      	movs	r3, #1
 8002408:	f245 0101 	movw	r1, #20481	; 0x5001
 800240c:	f000 fda2 	bl	8002f54 <ov5640_write_reg>
 8002410:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10c      	bne.n	8002432 <OV5640_SetColorEffect+0x1ea>
      {
        tmp = 0x18;
 8002418:	2318      	movs	r3, #24
 800241a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f103 0018 	add.w	r0, r3, #24
 8002422:	f107 020b 	add.w	r2, r7, #11
 8002426:	2301      	movs	r3, #1
 8002428:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 800242c:	f000 fd92 	bl	8002f54 <ov5640_write_reg>
 8002430:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10c      	bne.n	8002452 <OV5640_SetColorEffect+0x20a>
      {
        tmp = 0x60;
 8002438:	2360      	movs	r3, #96	; 0x60
 800243a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f103 0018 	add.w	r0, r3, #24
 8002442:	f107 020b 	add.w	r2, r7, #11
 8002446:	2301      	movs	r3, #1
 8002448:	f245 5183 	movw	r1, #21891	; 0x5583
 800244c:	f000 fd82 	bl	8002f54 <ov5640_write_reg>
 8002450:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10c      	bne.n	8002472 <OV5640_SetColorEffect+0x22a>
      {
        tmp = 0x60;
 8002458:	2360      	movs	r3, #96	; 0x60
 800245a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f103 0018 	add.w	r0, r3, #24
 8002462:	f107 020b 	add.w	r2, r7, #11
 8002466:	2301      	movs	r3, #1
 8002468:	f245 5184 	movw	r1, #21892	; 0x5584
 800246c:	f000 fd72 	bl	8002f54 <ov5640_write_reg>
 8002470:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80d9 	beq.w	800262c <OV5640_SetColorEffect+0x3e4>
      {
        ret = OV5640_ERROR;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800247e:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002480:	e0d4      	b.n	800262c <OV5640_SetColorEffect+0x3e4>

    case OV5640_COLOR_EFFECT_BW:
      tmp = 0xFF;
 8002482:	23ff      	movs	r3, #255	; 0xff
 8002484:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f103 0018 	add.w	r0, r3, #24
 800248c:	f107 020b 	add.w	r2, r7, #11
 8002490:	2301      	movs	r3, #1
 8002492:	f245 0101 	movw	r1, #20481	; 0x5001
 8002496:	f000 fd5d 	bl	8002f54 <ov5640_write_reg>
 800249a:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10c      	bne.n	80024bc <OV5640_SetColorEffect+0x274>
      {
        tmp = 0x18;
 80024a2:	2318      	movs	r3, #24
 80024a4:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f103 0018 	add.w	r0, r3, #24
 80024ac:	f107 020b 	add.w	r2, r7, #11
 80024b0:	2301      	movs	r3, #1
 80024b2:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80024b6:	f000 fd4d 	bl	8002f54 <ov5640_write_reg>
 80024ba:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10c      	bne.n	80024dc <OV5640_SetColorEffect+0x294>
      {
        tmp = 0x80;
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f103 0018 	add.w	r0, r3, #24
 80024cc:	f107 020b 	add.w	r2, r7, #11
 80024d0:	2301      	movs	r3, #1
 80024d2:	f245 5183 	movw	r1, #21891	; 0x5583
 80024d6:	f000 fd3d 	bl	8002f54 <ov5640_write_reg>
 80024da:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10c      	bne.n	80024fc <OV5640_SetColorEffect+0x2b4>
      {
        tmp = 0x80;
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f103 0018 	add.w	r0, r3, #24
 80024ec:	f107 020b 	add.w	r2, r7, #11
 80024f0:	2301      	movs	r3, #1
 80024f2:	f245 5184 	movw	r1, #21892	; 0x5584
 80024f6:	f000 fd2d 	bl	8002f54 <ov5640_write_reg>
 80024fa:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 8096 	beq.w	8002630 <OV5640_SetColorEffect+0x3e8>
      {
        ret = OV5640_ERROR;
 8002504:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002508:	60fb      	str	r3, [r7, #12]
      }
      break;
 800250a:	e091      	b.n	8002630 <OV5640_SetColorEffect+0x3e8>

    case OV5640_COLOR_EFFECT_SEPIA:
      tmp = 0xFF;
 800250c:	23ff      	movs	r3, #255	; 0xff
 800250e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f103 0018 	add.w	r0, r3, #24
 8002516:	f107 020b 	add.w	r2, r7, #11
 800251a:	2301      	movs	r3, #1
 800251c:	f245 0101 	movw	r1, #20481	; 0x5001
 8002520:	f000 fd18 	bl	8002f54 <ov5640_write_reg>
 8002524:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10c      	bne.n	8002546 <OV5640_SetColorEffect+0x2fe>
      {
        tmp = 0x18;
 800252c:	2318      	movs	r3, #24
 800252e:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f103 0018 	add.w	r0, r3, #24
 8002536:	f107 020b 	add.w	r2, r7, #11
 800253a:	2301      	movs	r3, #1
 800253c:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002540:	f000 fd08 	bl	8002f54 <ov5640_write_reg>
 8002544:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10c      	bne.n	8002566 <OV5640_SetColorEffect+0x31e>
      {
        tmp = 0x40;
 800254c:	2340      	movs	r3, #64	; 0x40
 800254e:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f103 0018 	add.w	r0, r3, #24
 8002556:	f107 020b 	add.w	r2, r7, #11
 800255a:	2301      	movs	r3, #1
 800255c:	f245 5183 	movw	r1, #21891	; 0x5583
 8002560:	f000 fcf8 	bl	8002f54 <ov5640_write_reg>
 8002564:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10c      	bne.n	8002586 <OV5640_SetColorEffect+0x33e>
      {
        tmp = 0xA0;
 800256c:	23a0      	movs	r3, #160	; 0xa0
 800256e:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f103 0018 	add.w	r0, r3, #24
 8002576:	f107 020b 	add.w	r2, r7, #11
 800257a:	2301      	movs	r3, #1
 800257c:	f245 5184 	movw	r1, #21892	; 0x5584
 8002580:	f000 fce8 	bl	8002f54 <ov5640_write_reg>
 8002584:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d053      	beq.n	8002634 <OV5640_SetColorEffect+0x3ec>
      {
        ret = OV5640_ERROR;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002590:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002592:	e04f      	b.n	8002634 <OV5640_SetColorEffect+0x3ec>

    case OV5640_COLOR_EFFECT_NEGATIVE:
      tmp = 0xFF;
 8002594:	23ff      	movs	r3, #255	; 0xff
 8002596:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f103 0018 	add.w	r0, r3, #24
 800259e:	f107 020b 	add.w	r2, r7, #11
 80025a2:	2301      	movs	r3, #1
 80025a4:	f245 0101 	movw	r1, #20481	; 0x5001
 80025a8:	f000 fcd4 	bl	8002f54 <ov5640_write_reg>
 80025ac:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10c      	bne.n	80025ce <OV5640_SetColorEffect+0x386>
      {
        tmp = 0x40;
 80025b4:	2340      	movs	r3, #64	; 0x40
 80025b6:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f103 0018 	add.w	r0, r3, #24
 80025be:	f107 020b 	add.w	r2, r7, #11
 80025c2:	2301      	movs	r3, #1
 80025c4:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80025c8:	f000 fcc4 	bl	8002f54 <ov5640_write_reg>
 80025cc:	60f8      	str	r0, [r7, #12]
      }
      if (ret != OV5640_OK)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d031      	beq.n	8002638 <OV5640_SetColorEffect+0x3f0>
      {
        ret = OV5640_ERROR;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025d8:	60fb      	str	r3, [r7, #12]
      }
      break;
 80025da:	e02d      	b.n	8002638 <OV5640_SetColorEffect+0x3f0>

    case OV5640_COLOR_EFFECT_NONE:
    default :
      tmp = 0x7F;
 80025dc:	237f      	movs	r3, #127	; 0x7f
 80025de:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f103 0018 	add.w	r0, r3, #24
 80025e6:	f107 020b 	add.w	r2, r7, #11
 80025ea:	2301      	movs	r3, #1
 80025ec:	f245 0101 	movw	r1, #20481	; 0x5001
 80025f0:	f000 fcb0 	bl	8002f54 <ov5640_write_reg>
 80025f4:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10c      	bne.n	8002616 <OV5640_SetColorEffect+0x3ce>
      {
        tmp = 0x00;
 80025fc:	2300      	movs	r3, #0
 80025fe:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f103 0018 	add.w	r0, r3, #24
 8002606:	f107 020b 	add.w	r2, r7, #11
 800260a:	2301      	movs	r3, #1
 800260c:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002610:	f000 fca0 	bl	8002f54 <ov5640_write_reg>
 8002614:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00f      	beq.n	800263c <OV5640_SetColorEffect+0x3f4>
      {
        ret = OV5640_ERROR;
 800261c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002620:	60fb      	str	r3, [r7, #12]
      }

      break;
 8002622:	e00b      	b.n	800263c <OV5640_SetColorEffect+0x3f4>
      break;
 8002624:	bf00      	nop
 8002626:	e00a      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 8002628:	bf00      	nop
 800262a:	e008      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 800262c:	bf00      	nop
 800262e:	e006      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 8002630:	bf00      	nop
 8002632:	e004      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 8002634:	bf00      	nop
 8002636:	e002      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 8002638:	bf00      	nop
 800263a:	e000      	b.n	800263e <OV5640_SetColorEffect+0x3f6>
      break;
 800263c:	bf00      	nop
  }

  return ret;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <OV5640_SetBrightness>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetBrightness(OV5640_Object_t *pObj, int32_t Level)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t brightness_level[] = {0x40U, 0x30U, 0x20U, 0x10U, 0x00U, 0x10U, 0x20U, 0x30U, 0x40U};
 8002652:	4a34      	ldr	r2, [pc, #208]	; (8002724 <OV5640_SetBrightness+0xdc>)
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	ca07      	ldmia	r2, {r0, r1, r2}
 800265a:	c303      	stmia	r3!, {r0, r1}
 800265c:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800265e:	23ff      	movs	r3, #255	; 0xff
 8002660:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f103 0018 	add.w	r0, r3, #24
 8002668:	f107 020f 	add.w	r2, r7, #15
 800266c:	2301      	movs	r3, #1
 800266e:	f245 0101 	movw	r1, #20481	; 0x5001
 8002672:	f000 fc6f 	bl	8002f54 <ov5640_write_reg>
 8002676:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d112      	bne.n	80026a4 <OV5640_SetBrightness+0x5c>
  {
    tmp = brightness_level[Level + 4];
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	3304      	adds	r3, #4
 8002682:	f107 0220 	add.w	r2, r7, #32
 8002686:	4413      	add	r3, r2
 8002688:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800268c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL7, &tmp, 1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f103 0018 	add.w	r0, r3, #24
 8002694:	f107 020f 	add.w	r2, r7, #15
 8002698:	2301      	movs	r3, #1
 800269a:	f245 5187 	movw	r1, #21895	; 0x5587
 800269e:	f000 fc59 	bl	8002f54 <ov5640_write_reg>
 80026a2:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10c      	bne.n	80026c4 <OV5640_SetBrightness+0x7c>
  {
    tmp = 0x04;
 80026aa:	2304      	movs	r3, #4
 80026ac:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f103 0018 	add.w	r0, r3, #24
 80026b4:	f107 020f 	add.w	r2, r7, #15
 80026b8:	2301      	movs	r3, #1
 80026ba:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80026be:	f000 fc49 	bl	8002f54 <ov5640_write_reg>
 80026c2:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d127      	bne.n	800271a <OV5640_SetBrightness+0xd2>
  {
    if (Level < 0)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	da12      	bge.n	80026f6 <OV5640_SetBrightness+0xae>
    {
      tmp = 0x01;
 80026d0:	2301      	movs	r3, #1
 80026d2:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f103 0018 	add.w	r0, r3, #24
 80026da:	f107 020f 	add.w	r2, r7, #15
 80026de:	2301      	movs	r3, #1
 80026e0:	f245 5188 	movw	r1, #21896	; 0x5588
 80026e4:	f000 fc36 	bl	8002f54 <ov5640_write_reg>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d015      	beq.n	800271a <OV5640_SetBrightness+0xd2>
      {
        ret = OV5640_ERROR;
 80026ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026f2:	61fb      	str	r3, [r7, #28]
 80026f4:	e011      	b.n	800271a <OV5640_SetBrightness+0xd2>
      }
    }
    else
    {
      tmp = 0x09;
 80026f6:	2309      	movs	r3, #9
 80026f8:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f103 0018 	add.w	r0, r3, #24
 8002700:	f107 020f 	add.w	r2, r7, #15
 8002704:	2301      	movs	r3, #1
 8002706:	f245 5188 	movw	r1, #21896	; 0x5588
 800270a:	f000 fc23 	bl	8002f54 <ov5640_write_reg>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <OV5640_SetBrightness+0xd2>
      {
        ret = OV5640_ERROR;
 8002714:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002718:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ret;
 800271a:	69fb      	ldr	r3, [r7, #28]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3720      	adds	r7, #32
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	08008f6c 	.word	0x08008f6c

08002728 <OV5640_SetSaturation>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetSaturation(OV5640_Object_t *pObj, int32_t Level)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t saturation_level[] = {0x00U, 0x10U, 0x20U, 0x30U, 0x80U, 0x70U, 0x60U, 0x50U, 0x40U};
 8002732:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <OV5640_SetSaturation+0xd0>)
 8002734:	f107 0310 	add.w	r3, r7, #16
 8002738:	ca07      	ldmia	r2, {r0, r1, r2}
 800273a:	c303      	stmia	r3!, {r0, r1}
 800273c:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800273e:	23ff      	movs	r3, #255	; 0xff
 8002740:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f103 0018 	add.w	r0, r3, #24
 8002748:	f107 020f 	add.w	r2, r7, #15
 800274c:	2301      	movs	r3, #1
 800274e:	f245 0101 	movw	r1, #20481	; 0x5001
 8002752:	f000 fbff 	bl	8002f54 <ov5640_write_reg>
 8002756:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d112      	bne.n	8002784 <OV5640_SetSaturation+0x5c>
  {
    tmp = saturation_level[Level + 4];
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	3304      	adds	r3, #4
 8002762:	f107 0220 	add.w	r2, r7, #32
 8002766:	4413      	add	r3, r2
 8002768:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800276c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f103 0018 	add.w	r0, r3, #24
 8002774:	f107 020f 	add.w	r2, r7, #15
 8002778:	2301      	movs	r3, #1
 800277a:	f245 5183 	movw	r1, #21891	; 0x5583
 800277e:	f000 fbe9 	bl	8002f54 <ov5640_write_reg>
 8002782:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10a      	bne.n	80027a0 <OV5640_SetSaturation+0x78>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f103 0018 	add.w	r0, r3, #24
 8002790:	f107 020f 	add.w	r2, r7, #15
 8002794:	2301      	movs	r3, #1
 8002796:	f245 5184 	movw	r1, #21892	; 0x5584
 800279a:	f000 fbdb 	bl	8002f54 <ov5640_write_reg>
 800279e:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10c      	bne.n	80027c0 <OV5640_SetSaturation+0x98>
  {
    tmp = 0x02;
 80027a6:	2302      	movs	r3, #2
 80027a8:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f103 0018 	add.w	r0, r3, #24
 80027b0:	f107 020f 	add.w	r2, r7, #15
 80027b4:	2301      	movs	r3, #1
 80027b6:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80027ba:	f000 fbcb 	bl	8002f54 <ov5640_write_reg>
 80027be:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10c      	bne.n	80027e0 <OV5640_SetSaturation+0xb8>
  {
    tmp = 0x41;
 80027c6:	2341      	movs	r3, #65	; 0x41
 80027c8:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f103 0018 	add.w	r0, r3, #24
 80027d0:	f107 020f 	add.w	r2, r7, #15
 80027d4:	2301      	movs	r3, #1
 80027d6:	f245 5188 	movw	r1, #21896	; 0x5588
 80027da:	f000 fbbb 	bl	8002f54 <ov5640_write_reg>
 80027de:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <OV5640_SetSaturation+0xc4>
  {
    ret = OV5640_ERROR;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ea:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80027ec:	69fb      	ldr	r3, [r7, #28]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3720      	adds	r7, #32
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	08008f78 	.word	0x08008f78

080027fc <OV5640_SetContrast>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetContrast(OV5640_Object_t *pObj, int32_t Level)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t contrast_level[] = {0x10U, 0x14U, 0x18U, 0x1CU, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U};
 8002806:	4a31      	ldr	r2, [pc, #196]	; (80028cc <OV5640_SetContrast+0xd0>)
 8002808:	f107 0310 	add.w	r3, r7, #16
 800280c:	ca07      	ldmia	r2, {r0, r1, r2}
 800280e:	c303      	stmia	r3!, {r0, r1}
 8002810:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 8002812:	23ff      	movs	r3, #255	; 0xff
 8002814:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f103 0018 	add.w	r0, r3, #24
 800281c:	f107 020f 	add.w	r2, r7, #15
 8002820:	2301      	movs	r3, #1
 8002822:	f245 0101 	movw	r1, #20481	; 0x5001
 8002826:	f000 fb95 	bl	8002f54 <ov5640_write_reg>
 800282a:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10c      	bne.n	800284c <OV5640_SetContrast+0x50>
  {
    tmp = 0x04;
 8002832:	2304      	movs	r3, #4
 8002834:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f103 0018 	add.w	r0, r3, #24
 800283c:	f107 020f 	add.w	r2, r7, #15
 8002840:	2301      	movs	r3, #1
 8002842:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002846:	f000 fb85 	bl	8002f54 <ov5640_write_reg>
 800284a:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d112      	bne.n	8002878 <OV5640_SetContrast+0x7c>
  {
    tmp = contrast_level[Level + 4];
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	3304      	adds	r3, #4
 8002856:	f107 0220 	add.w	r2, r7, #32
 800285a:	4413      	add	r3, r2
 800285c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002860:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL6, &tmp, 1);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f103 0018 	add.w	r0, r3, #24
 8002868:	f107 020f 	add.w	r2, r7, #15
 800286c:	2301      	movs	r3, #1
 800286e:	f245 5186 	movw	r1, #21894	; 0x5586
 8002872:	f000 fb6f 	bl	8002f54 <ov5640_write_reg>
 8002876:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10a      	bne.n	8002894 <OV5640_SetContrast+0x98>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL5, &tmp, 1);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f103 0018 	add.w	r0, r3, #24
 8002884:	f107 020f 	add.w	r2, r7, #15
 8002888:	2301      	movs	r3, #1
 800288a:	f245 5185 	movw	r1, #21893	; 0x5585
 800288e:	f000 fb61 	bl	8002f54 <ov5640_write_reg>
 8002892:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10c      	bne.n	80028b4 <OV5640_SetContrast+0xb8>
  {
    tmp = 0x41;
 800289a:	2341      	movs	r3, #65	; 0x41
 800289c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f103 0018 	add.w	r0, r3, #24
 80028a4:	f107 020f 	add.w	r2, r7, #15
 80028a8:	2301      	movs	r3, #1
 80028aa:	f245 5188 	movw	r1, #21896	; 0x5588
 80028ae:	f000 fb51 	bl	8002f54 <ov5640_write_reg>
 80028b2:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <OV5640_SetContrast+0xc4>
  {
    ret = OV5640_ERROR;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028be:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80028c0:	69fb      	ldr	r3, [r7, #28]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3720      	adds	r7, #32
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	08008f84 	.word	0x08008f84

080028d0 <OV5640_SetHueDegree>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetHueDegree(OV5640_Object_t *pObj, int32_t Degree)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08e      	sub	sp, #56	; 0x38
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t hue_degree_ctrl1[] = {0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U,
 80028da:	4a3e      	ldr	r2, [pc, #248]	; (80029d4 <OV5640_SetHueDegree+0x104>)
 80028dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80028e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x6FU
                                     };
  const uint8_t hue_degree_ctrl2[] = {0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU,
 80028e6:	4a3c      	ldr	r2, [pc, #240]	; (80029d8 <OV5640_SetHueDegree+0x108>)
 80028e8:	f107 031c 	add.w	r3, r7, #28
 80028ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80028ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x40U
                                     };
  const uint8_t hue_degree_ctrl8[] = {0x32U, 0x32U, 0x32U, 0x02U, 0x02U, 0x02U, 0x01U, 0x01U, 0x01U, 0x31U, 0x31U,
 80028f2:	4a3a      	ldr	r2, [pc, #232]	; (80029dc <OV5640_SetHueDegree+0x10c>)
 80028f4:	f107 0310 	add.w	r3, r7, #16
 80028f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80028fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x31U
                                     };
  uint8_t tmp;

  tmp = 0xFF;
 80028fe:	23ff      	movs	r3, #255	; 0xff
 8002900:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f103 0018 	add.w	r0, r3, #24
 8002908:	f107 020f 	add.w	r2, r7, #15
 800290c:	2301      	movs	r3, #1
 800290e:	f245 0101 	movw	r1, #20481	; 0x5001
 8002912:	f000 fb1f 	bl	8002f54 <ov5640_write_reg>
 8002916:	6378      	str	r0, [r7, #52]	; 0x34

  if (ret == OV5640_OK)
 8002918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10c      	bne.n	8002938 <OV5640_SetHueDegree+0x68>
  {
    tmp = 0x01;
 800291e:	2301      	movs	r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f103 0018 	add.w	r0, r3, #24
 8002928:	f107 020f 	add.w	r2, r7, #15
 800292c:	2301      	movs	r3, #1
 800292e:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002932:	f000 fb0f 	bl	8002f54 <ov5640_write_reg>
 8002936:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800293a:	2b00      	cmp	r3, #0
 800293c:	d112      	bne.n	8002964 <OV5640_SetHueDegree+0x94>
  {
    tmp = hue_degree_ctrl1[Degree + 6];
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	3306      	adds	r3, #6
 8002942:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002946:	4413      	add	r3, r2
 8002948:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800294c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL1, &tmp, 1);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f103 0018 	add.w	r0, r3, #24
 8002954:	f107 020f 	add.w	r2, r7, #15
 8002958:	2301      	movs	r3, #1
 800295a:	f245 5181 	movw	r1, #21889	; 0x5581
 800295e:	f000 faf9 	bl	8002f54 <ov5640_write_reg>
 8002962:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002966:	2b00      	cmp	r3, #0
 8002968:	d112      	bne.n	8002990 <OV5640_SetHueDegree+0xc0>
  {
    tmp = hue_degree_ctrl2[Degree + 6];
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	3306      	adds	r3, #6
 800296e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002972:	4413      	add	r3, r2
 8002974:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002978:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL2, &tmp, 1);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f103 0018 	add.w	r0, r3, #24
 8002980:	f107 020f 	add.w	r2, r7, #15
 8002984:	2301      	movs	r3, #1
 8002986:	f245 5182 	movw	r1, #21890	; 0x5582
 800298a:	f000 fae3 	bl	8002f54 <ov5640_write_reg>
 800298e:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002992:	2b00      	cmp	r3, #0
 8002994:	d112      	bne.n	80029bc <OV5640_SetHueDegree+0xec>
  {
    tmp = hue_degree_ctrl8[Degree + 6];
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	3306      	adds	r3, #6
 800299a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800299e:	4413      	add	r3, r2
 80029a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029a4:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f103 0018 	add.w	r0, r3, #24
 80029ac:	f107 020f 	add.w	r2, r7, #15
 80029b0:	2301      	movs	r3, #1
 80029b2:	f245 5188 	movw	r1, #21896	; 0x5588
 80029b6:	f000 facd 	bl	8002f54 <ov5640_write_reg>
 80029ba:	6378      	str	r0, [r7, #52]	; 0x34
  }

  if (ret != OV5640_OK)
 80029bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <OV5640_SetHueDegree+0xf8>
  {
    ret = OV5640_ERROR;
 80029c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029c6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  return ret;
 80029c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3738      	adds	r7, #56	; 0x38
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	08008f90 	.word	0x08008f90
 80029d8:	08008f9c 	.word	0x08008f9c
 80029dc:	08008fa8 	.word	0x08008fa8

080029e0 <OV5640_MirrorFlipConfig>:
  * @param  pObj  pointer to component object
  * @param  Config To configure mirror, flip, both or none
  * @retval Component status
  */
int32_t OV5640_MirrorFlipConfig(OV5640_Object_t *pObj, uint32_t Config)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp3820 = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	72fb      	strb	r3, [r7, #11]
  uint8_t tmp3821;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f103 0018 	add.w	r0, r3, #24
 80029f4:	f107 020b 	add.w	r2, r7, #11
 80029f8:	2301      	movs	r3, #1
 80029fa:	f643 0120 	movw	r1, #14368	; 0x3820
 80029fe:	f000 fa92 	bl	8002f26 <ov5640_read_reg>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <OV5640_MirrorFlipConfig+0x30>
  {
    ret = OV5640_ERROR;
 8002a08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	e0cb      	b.n	8002ba8 <OV5640_MirrorFlipConfig+0x1c8>
  }
  else
  {
    tmp3820 &= 0xF9U;
 8002a10:	7afb      	ldrb	r3, [r7, #11]
 8002a12:	f023 0306 	bic.w	r3, r3, #6
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	72fb      	strb	r3, [r7, #11]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f103 0018 	add.w	r0, r3, #24
 8002a20:	f107 020a 	add.w	r2, r7, #10
 8002a24:	2301      	movs	r3, #1
 8002a26:	f643 0121 	movw	r1, #14369	; 0x3821
 8002a2a:	f000 fa7c 	bl	8002f26 <ov5640_read_reg>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d003      	beq.n	8002a3c <OV5640_MirrorFlipConfig+0x5c>
    {
      ret = OV5640_ERROR;
 8002a34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	e0b5      	b.n	8002ba8 <OV5640_MirrorFlipConfig+0x1c8>
    }
    else
    {
      ret = OV5640_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
      tmp3821 &= 0xF9U;
 8002a40:	7abb      	ldrb	r3, [r7, #10]
 8002a42:	f023 0306 	bic.w	r3, r3, #6
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	72bb      	strb	r3, [r7, #10]

      switch (Config)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d056      	beq.n	8002afe <OV5640_MirrorFlipConfig+0x11e>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b03      	cmp	r3, #3
 8002a54:	d87f      	bhi.n	8002b56 <OV5640_MirrorFlipConfig+0x176>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d029      	beq.n	8002ab0 <OV5640_MirrorFlipConfig+0xd0>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d179      	bne.n	8002b56 <OV5640_MirrorFlipConfig+0x176>
      {
        case OV5640_MIRROR:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f103 0018 	add.w	r0, r3, #24
 8002a68:	f107 020b 	add.w	r2, r7, #11
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	f643 0120 	movw	r1, #14368	; 0x3820
 8002a72:	f000 fa6f 	bl	8002f54 <ov5640_write_reg>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <OV5640_MirrorFlipConfig+0xa4>
          {
            ret = OV5640_ERROR;
 8002a7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a80:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002a82:	e08a      	b.n	8002b9a <OV5640_MirrorFlipConfig+0x1ba>
            tmp3821 |= 0x06U;
 8002a84:	7abb      	ldrb	r3, [r7, #10]
 8002a86:	f043 0306 	orr.w	r3, r3, #6
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f103 0018 	add.w	r0, r3, #24
 8002a94:	f107 020a 	add.w	r2, r7, #10
 8002a98:	2301      	movs	r3, #1
 8002a9a:	f643 0121 	movw	r1, #14369	; 0x3821
 8002a9e:	f000 fa59 	bl	8002f54 <ov5640_write_reg>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d078      	beq.n	8002b9a <OV5640_MirrorFlipConfig+0x1ba>
              ret = OV5640_ERROR;
 8002aa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002aac:	60fb      	str	r3, [r7, #12]
          break;
 8002aae:	e074      	b.n	8002b9a <OV5640_MirrorFlipConfig+0x1ba>
        case OV5640_FLIP:
          tmp3820 |= 0x06U;
 8002ab0:	7afb      	ldrb	r3, [r7, #11]
 8002ab2:	f043 0306 	orr.w	r3, r3, #6
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f103 0018 	add.w	r0, r3, #24
 8002ac0:	f107 020b 	add.w	r2, r7, #11
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f643 0120 	movw	r1, #14368	; 0x3820
 8002aca:	f000 fa43 	bl	8002f54 <ov5640_write_reg>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <OV5640_MirrorFlipConfig+0xfc>
          {
            ret = OV5640_ERROR;
 8002ad4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ad8:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002ada:	e060      	b.n	8002b9e <OV5640_MirrorFlipConfig+0x1be>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f103 0018 	add.w	r0, r3, #24
 8002ae2:	f107 020a 	add.w	r2, r7, #10
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f643 0121 	movw	r1, #14369	; 0x3821
 8002aec:	f000 fa32 	bl	8002f54 <ov5640_write_reg>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d053      	beq.n	8002b9e <OV5640_MirrorFlipConfig+0x1be>
              ret = OV5640_ERROR;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002afa:	60fb      	str	r3, [r7, #12]
          break;
 8002afc:	e04f      	b.n	8002b9e <OV5640_MirrorFlipConfig+0x1be>
        case OV5640_MIRROR_FLIP:
          tmp3820 |= 0x06U;
 8002afe:	7afb      	ldrb	r3, [r7, #11]
 8002b00:	f043 0306 	orr.w	r3, r3, #6
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f103 0018 	add.w	r0, r3, #24
 8002b0e:	f107 020b 	add.w	r2, r7, #11
 8002b12:	2301      	movs	r3, #1
 8002b14:	f643 0120 	movw	r1, #14368	; 0x3820
 8002b18:	f000 fa1c 	bl	8002f54 <ov5640_write_reg>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <OV5640_MirrorFlipConfig+0x14a>
          {
            ret = OV5640_ERROR;
 8002b22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b26:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002b28:	e03b      	b.n	8002ba2 <OV5640_MirrorFlipConfig+0x1c2>
            tmp3821 |= 0x06U;
 8002b2a:	7abb      	ldrb	r3, [r7, #10]
 8002b2c:	f043 0306 	orr.w	r3, r3, #6
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f103 0018 	add.w	r0, r3, #24
 8002b3a:	f107 020a 	add.w	r2, r7, #10
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f643 0121 	movw	r1, #14369	; 0x3821
 8002b44:	f000 fa06 	bl	8002f54 <ov5640_write_reg>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d029      	beq.n	8002ba2 <OV5640_MirrorFlipConfig+0x1c2>
              ret = OV5640_ERROR;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b52:	60fb      	str	r3, [r7, #12]
          break;
 8002b54:	e025      	b.n	8002ba2 <OV5640_MirrorFlipConfig+0x1c2>

        case OV5640_MIRROR_FLIP_NONE:
        default:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f103 0018 	add.w	r0, r3, #24
 8002b5c:	f107 020b 	add.w	r2, r7, #11
 8002b60:	2301      	movs	r3, #1
 8002b62:	f643 0120 	movw	r1, #14368	; 0x3820
 8002b66:	f000 f9f5 	bl	8002f54 <ov5640_write_reg>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <OV5640_MirrorFlipConfig+0x198>
          {
            ret = OV5640_ERROR;
 8002b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b74:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002b76:	e016      	b.n	8002ba6 <OV5640_MirrorFlipConfig+0x1c6>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f103 0018 	add.w	r0, r3, #24
 8002b7e:	f107 020a 	add.w	r2, r7, #10
 8002b82:	2301      	movs	r3, #1
 8002b84:	f643 0121 	movw	r1, #14369	; 0x3821
 8002b88:	f000 f9e4 	bl	8002f54 <ov5640_write_reg>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d009      	beq.n	8002ba6 <OV5640_MirrorFlipConfig+0x1c6>
              ret = OV5640_ERROR;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b96:	60fb      	str	r3, [r7, #12]
          break;
 8002b98:	e005      	b.n	8002ba6 <OV5640_MirrorFlipConfig+0x1c6>
          break;
 8002b9a:	bf00      	nop
 8002b9c:	e004      	b.n	8002ba8 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002b9e:	bf00      	nop
 8002ba0:	e002      	b.n	8002ba8 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002ba2:	bf00      	nop
 8002ba4:	e000      	b.n	8002ba8 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002ba6:	bf00      	nop
      }
    }
  }

  return ret;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <OV5640_ZoomConfig>:
  * @param  pObj  pointer to component object
  * @param  Zoom  Zoom to be configured
  * @retval Component status
  */
int32_t OV5640_ZoomConfig(OV5640_Object_t *pObj, uint32_t Zoom)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b086      	sub	sp, #24
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  uint32_t res;
  uint32_t zoom;
  uint8_t tmp;

  /* Get camera resolution */
  if (OV5640_GetResolution(pObj, &res) != OV5640_OK)
 8002bc0:	f107 030c 	add.w	r3, r7, #12
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff f89a 	bl	8001d00 <OV5640_GetResolution>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <OV5640_ZoomConfig+0x28>
  {
    ret = OV5640_ERROR;
 8002bd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	e04e      	b.n	8002c78 <OV5640_ZoomConfig+0xc6>
  }
  else
  {
    zoom = Zoom;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	613b      	str	r3, [r7, #16]

    if (zoom == OV5640_ZOOM_x1)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	2b44      	cmp	r3, #68	; 0x44
 8002be2:	d112      	bne.n	8002c0a <OV5640_ZoomConfig+0x58>
    {
      tmp = 0x10;
 8002be4:	2310      	movs	r3, #16
 8002be6:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f103 0018 	add.w	r0, r3, #24
 8002bee:	f107 020b 	add.w	r2, r7, #11
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 8002bf8:	f000 f9ac 	bl	8002f54 <ov5640_write_reg>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d03a      	beq.n	8002c78 <OV5640_ZoomConfig+0xc6>
      {
        ret = OV5640_ERROR;
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	e036      	b.n	8002c78 <OV5640_ZoomConfig+0xc6>
      }
    }
    else
    {
      switch (res)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d802      	bhi.n	8002c16 <OV5640_ZoomConfig+0x64>
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d103      	bne.n	8002c1c <OV5640_ZoomConfig+0x6a>
          break;
        case OV5640_R640x480:
          zoom = zoom >> 2U;
          break;
        default:
          break;
 8002c14:	e00a      	b.n	8002c2c <OV5640_ZoomConfig+0x7a>
      switch (res)
 8002c16:	2b03      	cmp	r3, #3
 8002c18:	d004      	beq.n	8002c24 <OV5640_ZoomConfig+0x72>
          break;
 8002c1a:	e007      	b.n	8002c2c <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 1U;
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	085b      	lsrs	r3, r3, #1
 8002c20:	613b      	str	r3, [r7, #16]
          break;
 8002c22:	e003      	b.n	8002c2c <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 2U;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	613b      	str	r3, [r7, #16]
          break;
 8002c2a:	bf00      	nop
      }

      tmp = 0x00;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f103 0018 	add.w	r0, r3, #24
 8002c36:	f107 020b 	add.w	r2, r7, #11
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 8002c40:	f000 f988 	bl	8002f54 <ov5640_write_reg>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <OV5640_ZoomConfig+0xa0>
      {
        ret = OV5640_ERROR;
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	e012      	b.n	8002c78 <OV5640_ZoomConfig+0xc6>
      }
      else
      {
        tmp = (uint8_t)zoom;
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	72fb      	strb	r3, [r7, #11]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL1, &tmp, 1) != OV5640_OK)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f103 0018 	add.w	r0, r3, #24
 8002c5e:	f107 020b 	add.w	r2, r7, #11
 8002c62:	2301      	movs	r3, #1
 8002c64:	f245 6101 	movw	r1, #22017	; 0x5601
 8002c68:	f000 f974 	bl	8002f54 <ov5640_write_reg>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <OV5640_ZoomConfig+0xc6>
        {
          ret = OV5640_ERROR;
 8002c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c76:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 8002c78:	697b      	ldr	r3, [r7, #20]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <OV5640_NightModeConfig>:
  * @param  pObj  pointer to component object
  * @param  Cmd   Enable disable night mode
  * @retval Component status
  */
int32_t OV5640_NightModeConfig(OV5640_Object_t *pObj, uint32_t Cmd)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b084      	sub	sp, #16
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
 8002c8a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	72fb      	strb	r3, [r7, #11]

  if (Cmd == NIGHT_MODE_ENABLE)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	f040 80ce 	bne.w	8002e34 <OV5640_NightModeConfig+0x1b2>
  {
    /* Auto Frame Rate: 15fps ~ 3.75fps night mode for 60/50Hz light environment,
    24Mhz clock input,24Mhz PCLK*/
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL4, &tmp, 1);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f103 0018 	add.w	r0, r3, #24
 8002c9e:	f107 020b 	add.w	r2, r7, #11
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	f243 0138 	movw	r1, #12344	; 0x3038
 8002ca8:	f000 f954 	bl	8002f54 <ov5640_write_reg>
 8002cac:	60f8      	str	r0, [r7, #12]
    if (ret == OV5640_OK)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10a      	bne.n	8002cca <OV5640_NightModeConfig+0x48>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL5, &tmp, 1);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f103 0018 	add.w	r0, r3, #24
 8002cba:	f107 020b 	add.w	r2, r7, #11
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	f243 0139 	movw	r1, #12345	; 0x3039
 8002cc4:	f000 f946 	bl	8002f54 <ov5640_write_reg>
 8002cc8:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10c      	bne.n	8002cea <OV5640_NightModeConfig+0x68>
    {
      tmp = 0x7C;
 8002cd0:	237c      	movs	r3, #124	; 0x7c
 8002cd2:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f103 0018 	add.w	r0, r3, #24
 8002cda:	f107 020b 	add.w	r2, r7, #11
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002ce4:	f000 f936 	bl	8002f54 <ov5640_write_reg>
 8002ce8:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10c      	bne.n	8002d0a <OV5640_NightModeConfig+0x88>
    {
      tmp = 0x01;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_HIGH, &tmp, 1);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f103 0018 	add.w	r0, r3, #24
 8002cfa:	f107 020b 	add.w	r2, r7, #11
 8002cfe:	2301      	movs	r3, #1
 8002d00:	f643 2108 	movw	r1, #14856	; 0x3a08
 8002d04:	f000 f926 	bl	8002f54 <ov5640_write_reg>
 8002d08:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10c      	bne.n	8002d2a <OV5640_NightModeConfig+0xa8>
    {
      tmp = 0x27;
 8002d10:	2327      	movs	r3, #39	; 0x27
 8002d12:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_LOW, &tmp, 1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f103 0018 	add.w	r0, r3, #24
 8002d1a:	f107 020b 	add.w	r2, r7, #11
 8002d1e:	2301      	movs	r3, #1
 8002d20:	f643 2109 	movw	r1, #14857	; 0x3a09
 8002d24:	f000 f916 	bl	8002f54 <ov5640_write_reg>
 8002d28:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10c      	bne.n	8002d4a <OV5640_NightModeConfig+0xc8>
    {
      tmp = 0x00;
 8002d30:	2300      	movs	r3, #0
 8002d32:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_HIGH, &tmp, 1);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f103 0018 	add.w	r0, r3, #24
 8002d3a:	f107 020b 	add.w	r2, r7, #11
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f643 210a 	movw	r1, #14858	; 0x3a0a
 8002d44:	f000 f906 	bl	8002f54 <ov5640_write_reg>
 8002d48:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10c      	bne.n	8002d6a <OV5640_NightModeConfig+0xe8>
    {
      tmp = 0xF6;
 8002d50:	23f6      	movs	r3, #246	; 0xf6
 8002d52:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_LOW, &tmp, 1);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f103 0018 	add.w	r0, r3, #24
 8002d5a:	f107 020b 	add.w	r2, r7, #11
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f643 210b 	movw	r1, #14859	; 0x3a0b
 8002d64:	f000 f8f6 	bl	8002f54 <ov5640_write_reg>
 8002d68:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10c      	bne.n	8002d8a <OV5640_NightModeConfig+0x108>
    {
      tmp = 0x04;
 8002d70:	2304      	movs	r3, #4
 8002d72:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0D, &tmp, 1);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f103 0018 	add.w	r0, r3, #24
 8002d7a:	f107 020b 	add.w	r2, r7, #11
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f643 210d 	movw	r1, #14861	; 0x3a0d
 8002d84:	f000 f8e6 	bl	8002f54 <ov5640_write_reg>
 8002d88:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10a      	bne.n	8002da6 <OV5640_NightModeConfig+0x124>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0E, &tmp, 1);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f103 0018 	add.w	r0, r3, #24
 8002d96:	f107 020b 	add.w	r2, r7, #11
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f643 210e 	movw	r1, #14862	; 0x3a0e
 8002da0:	f000 f8d8 	bl	8002f54 <ov5640_write_reg>
 8002da4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10c      	bne.n	8002dc6 <OV5640_NightModeConfig+0x144>
    {
      tmp = 0x0B;
 8002dac:	230b      	movs	r3, #11
 8002dae:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL02, &tmp, 1);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f103 0018 	add.w	r0, r3, #24
 8002db6:	f107 020b 	add.w	r2, r7, #11
 8002dba:	2301      	movs	r3, #1
 8002dbc:	f643 2102 	movw	r1, #14850	; 0x3a02
 8002dc0:	f000 f8c8 	bl	8002f54 <ov5640_write_reg>
 8002dc4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10c      	bne.n	8002de6 <OV5640_NightModeConfig+0x164>
    {
      tmp = 0x88;
 8002dcc:	2388      	movs	r3, #136	; 0x88
 8002dce:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL03, &tmp, 1);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f103 0018 	add.w	r0, r3, #24
 8002dd6:	f107 020b 	add.w	r2, r7, #11
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f643 2103 	movw	r1, #14851	; 0x3a03
 8002de0:	f000 f8b8 	bl	8002f54 <ov5640_write_reg>
 8002de4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10c      	bne.n	8002e06 <OV5640_NightModeConfig+0x184>
    {
      tmp = 0x0B;
 8002dec:	230b      	movs	r3, #11
 8002dee:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_HIGH, &tmp, 1);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f103 0018 	add.w	r0, r3, #24
 8002df6:	f107 020b 	add.w	r2, r7, #11
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f643 2114 	movw	r1, #14868	; 0x3a14
 8002e00:	f000 f8a8 	bl	8002f54 <ov5640_write_reg>
 8002e04:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10c      	bne.n	8002e26 <OV5640_NightModeConfig+0x1a4>
    {
      tmp = 0x88;
 8002e0c:	2388      	movs	r3, #136	; 0x88
 8002e0e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_LOW, &tmp, 1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f103 0018 	add.w	r0, r3, #24
 8002e16:	f107 020b 	add.w	r2, r7, #11
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f643 2115 	movw	r1, #14869	; 0x3a15
 8002e20:	f000 f898 	bl	8002f54 <ov5640_write_reg>
 8002e24:	60f8      	str	r0, [r7, #12]
    }
    if (ret != OV5640_OK)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d02b      	beq.n	8002e84 <OV5640_NightModeConfig+0x202>
    {
      ret = OV5640_ERROR;
 8002e2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	e027      	b.n	8002e84 <OV5640_NightModeConfig+0x202>
    }
  }
  else
  {
    if (ov5640_read_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f103 0018 	add.w	r0, r3, #24
 8002e3a:	f107 020b 	add.w	r2, r7, #11
 8002e3e:	2301      	movs	r3, #1
 8002e40:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002e44:	f000 f86f 	bl	8002f26 <ov5640_read_reg>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <OV5640_NightModeConfig+0x1d4>
    {
      ret = OV5640_ERROR;
 8002e4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	e016      	b.n	8002e84 <OV5640_NightModeConfig+0x202>
    }
    else
    {
      ret = OV5640_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
      tmp &= 0xFBU;
 8002e5a:	7afb      	ldrb	r3, [r7, #11]
 8002e5c:	f023 0304 	bic.w	r3, r3, #4
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	72fb      	strb	r3, [r7, #11]
      /* Set Bit 2 to 0 */
      if (ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f103 0018 	add.w	r0, r3, #24
 8002e6a:	f107 020b 	add.w	r2, r7, #11
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002e74:	f000 f86e 	bl	8002f54 <ov5640_write_reg>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <OV5640_NightModeConfig+0x202>
      {
        ret = OV5640_ERROR;
 8002e7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e82:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8002e84:	68fb      	ldr	r3, [r7, #12]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <OV5640_Delay>:
  * @param pObj   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval OV5640_OK
  */
static int32_t OV5640_Delay(OV5640_Object_t *pObj, uint32_t Delay)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b084      	sub	sp, #16
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	4798      	blx	r3
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 8002ea2:	bf00      	nop
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	4798      	blx	r3
 8002eaa:	4603      	mov	r3, r0
 8002eac:	461a      	mov	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d8f5      	bhi.n	8002ea4 <OV5640_Delay+0x16>
  {
  }
  return OV5640_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <OV5640_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_ReadRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ec2:	b590      	push	{r4, r7, lr}
 8002ec4:	b087      	sub	sp, #28
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	60f8      	str	r0, [r7, #12]
 8002eca:	607a      	str	r2, [r7, #4]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	460b      	mov	r3, r1
 8002ed0:	817b      	strh	r3, [r7, #10]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	691c      	ldr	r4, [r3, #16]
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	8918      	ldrh	r0, [r3, #8]
 8002ee2:	893b      	ldrh	r3, [r7, #8]
 8002ee4:	8979      	ldrh	r1, [r7, #10]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	47a0      	blx	r4
 8002eea:	4603      	mov	r3, r0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	371c      	adds	r7, #28
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd90      	pop	{r4, r7, pc}

08002ef4 <OV5640_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_WriteRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ef4:	b590      	push	{r4, r7, lr}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	607a      	str	r2, [r7, #4]
 8002efe:	461a      	mov	r2, r3
 8002f00:	460b      	mov	r3, r1
 8002f02:	817b      	strh	r3, [r7, #10]
 8002f04:	4613      	mov	r3, r2
 8002f06:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	68dc      	ldr	r4, [r3, #12]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	8918      	ldrh	r0, [r3, #8]
 8002f14:	893b      	ldrh	r3, [r7, #8]
 8002f16:	8979      	ldrh	r1, [r7, #10]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	47a0      	blx	r4
 8002f1c:	4603      	mov	r3, r0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	371c      	adds	r7, #28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd90      	pop	{r4, r7, pc}

08002f26 <ov5640_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read
  * @retval Component status
  */
int32_t ov5640_read_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8002f26:	b590      	push	{r4, r7, lr}
 8002f28:	b085      	sub	sp, #20
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	461a      	mov	r2, r3
 8002f32:	460b      	mov	r3, r1
 8002f34:	817b      	strh	r3, [r7, #10]
 8002f36:	4613      	mov	r3, r2
 8002f38:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	685c      	ldr	r4, [r3, #4]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6898      	ldr	r0, [r3, #8]
 8002f42:	893b      	ldrh	r3, [r7, #8]
 8002f44:	8979      	ldrh	r1, [r7, #10]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	47a0      	blx	r4
 8002f4a:	4603      	mov	r3, r0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd90      	pop	{r4, r7, pc}

08002f54 <ov5640_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write
  * @retval Component status
  */
int32_t ov5640_write_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	460b      	mov	r3, r1
 8002f62:	817b      	strh	r3, [r7, #10]
 8002f64:	4613      	mov	r3, r2
 8002f66:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681c      	ldr	r4, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6898      	ldr	r0, [r3, #8]
 8002f70:	893b      	ldrh	r3, [r7, #8]
 8002f72:	8979      	ldrh	r1, [r7, #10]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	47a0      	blx	r4
 8002f78:	4603      	mov	r3, r0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd90      	pop	{r4, r7, pc}
	...

08002f84 <BSP_I2C2_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	607b      	str	r3, [r7, #4]

  hbus_i2c2.Instance = BUS_I2C2;
 8002f8e:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <BSP_I2C2_Init+0x64>)
 8002f90:	4a16      	ldr	r2, [pc, #88]	; (8002fec <BSP_I2C2_Init+0x68>)
 8002f92:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 8002f94:	4b16      	ldr	r3, [pc, #88]	; (8002ff0 <BSP_I2C2_Init+0x6c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d11f      	bne.n	8002fdc <BSP_I2C2_Init+0x58>
  {
    I2c2InitCounter++;
 8002f9c:	4b14      	ldr	r3, [pc, #80]	; (8002ff0 <BSP_I2C2_Init+0x6c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	4a13      	ldr	r2, [pc, #76]	; (8002ff0 <BSP_I2C2_Init+0x6c>)
 8002fa4:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c2) == HAL_I2C_STATE_RESET)
 8002fa6:	4810      	ldr	r0, [pc, #64]	; (8002fe8 <BSP_I2C2_Init+0x64>)
 8002fa8:	f003 f973 	bl	8006292 <HAL_I2C_GetState>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d114      	bne.n	8002fdc <BSP_I2C2_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C2_MspInit(&hbus_i2c2);
 8002fb2:	480d      	ldr	r0, [pc, #52]	; (8002fe8 <BSP_I2C2_Init+0x64>)
 8002fb4:	f000 fb60 	bl	8003678 <I2C2_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif
        if (MX_I2C2_Init(&hbus_i2c2, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C2_FREQUENCY)) != HAL_OK)
 8002fb8:	f004 fb22 	bl	8007600 <HAL_RCC_GetPCLK2Freq>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	490d      	ldr	r1, [pc, #52]	; (8002ff4 <BSP_I2C2_Init+0x70>)
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 f8e3 	bl	800318c <I2C_GetTiming>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4807      	ldr	r0, [pc, #28]	; (8002fe8 <BSP_I2C2_Init+0x64>)
 8002fcc:	f000 f838 	bl	8003040 <MX_I2C2_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <BSP_I2C2_Init+0x58>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002fd6:	f06f 0307 	mvn.w	r3, #7
 8002fda:	607b      	str	r3, [r7, #4]
      }
#endif
    }
  }

  return ret;
 8002fdc:	687b      	ldr	r3, [r7, #4]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	200263f4 	.word	0x200263f4
 8002fec:	40005800 	.word	0x40005800
 8002ff0:	200000ec 	.word	0x200000ec
 8002ff4:	000186a0 	.word	0x000186a0

08002ff8 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]

  I2c2InitCounter--;
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <BSP_I2C2_DeInit+0x40>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	3b01      	subs	r3, #1
 8003008:	4a0b      	ldr	r2, [pc, #44]	; (8003038 <BSP_I2C2_DeInit+0x40>)
 800300a:	6013      	str	r3, [r2, #0]
  if (I2c2InitCounter == 0U)
 800300c:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <BSP_I2C2_DeInit+0x40>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10b      	bne.n	800302c <BSP_I2C2_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C2_MspDeInit(&hbus_i2c2);
 8003014:	4809      	ldr	r0, [pc, #36]	; (800303c <BSP_I2C2_DeInit+0x44>)
 8003016:	f000 fb8d 	bl	8003734 <I2C2_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c2) != HAL_OK)
 800301a:	4808      	ldr	r0, [pc, #32]	; (800303c <BSP_I2C2_DeInit+0x44>)
 800301c:	f002 fdc1 	bl	8005ba2 <HAL_I2C_DeInit>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <BSP_I2C2_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8003026:	f06f 0307 	mvn.w	r3, #7
 800302a:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800302c:	687b      	ldr	r3, [r7, #4]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200000ec 	.word	0x200000ec
 800303c:	200263f4 	.word	0x200263f4

08003040 <MX_I2C2_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f002 fd00 	bl	8005a84 <HAL_I2C_Init>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d002      	beq.n	8003090 <MX_I2C2_Init+0x50>
  {
    status = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	73fb      	strb	r3, [r7, #15]
 800308e:	e014      	b.n	80030ba <MX_I2C2_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8003090:	2300      	movs	r3, #0
 8003092:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8003094:	68b9      	ldr	r1, [r7, #8]
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f003 fbbc 	bl	8006814 <HAL_I2CEx_ConfigAnalogFilter>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d002      	beq.n	80030a8 <MX_I2C2_Init+0x68>
    {
      status = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	73fb      	strb	r3, [r7, #15]
 80030a6:	e008      	b.n	80030ba <MX_I2C2_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80030a8:	2100      	movs	r1, #0
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f003 fbfd 	bl	80068aa <HAL_I2CEx_ConfigDigitalFilter>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_I2C2_Init+0x7a>
      {
        status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <BSP_I2C2_WriteReg16>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C2_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	60ba      	str	r2, [r7, #8]
 80030cc:	461a      	mov	r2, r3
 80030ce:	4603      	mov	r3, r0
 80030d0:	81fb      	strh	r3, [r7, #14]
 80030d2:	460b      	mov	r3, r1
 80030d4:	81bb      	strh	r3, [r7, #12]
 80030d6:	4613      	mov	r3, r2
 80030d8:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
 #if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 80030da:	89b9      	ldrh	r1, [r7, #12]
 80030dc:	89f8      	ldrh	r0, [r7, #14]
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2202      	movs	r2, #2
 80030e6:	f000 fb47 	bl	8003778 <I2C2_WriteReg>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d102      	bne.n	80030f6 <BSP_I2C2_WriteReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	e00c      	b.n	8003110 <BSP_I2C2_WriteReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c2) == HAL_I2C_ERROR_AF)
 80030f6:	4809      	ldr	r0, [pc, #36]	; (800311c <BSP_I2C2_WriteReg16+0x58>)
 80030f8:	f003 f8d9 	bl	80062ae <HAL_I2C_GetError>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d103      	bne.n	800310a <BSP_I2C2_WriteReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8003102:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	e002      	b.n	8003110 <BSP_I2C2_WriteReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800310a:	f06f 0303 	mvn.w	r3, #3
 800310e:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8003110:	697b      	ldr	r3, [r7, #20]
}
 8003112:	4618      	mov	r0, r3
 8003114:	3718      	adds	r7, #24
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	200263f4 	.word	0x200263f4

08003120 <BSP_I2C2_ReadReg16>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C2_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af02      	add	r7, sp, #8
 8003126:	60ba      	str	r2, [r7, #8]
 8003128:	461a      	mov	r2, r3
 800312a:	4603      	mov	r3, r0
 800312c:	81fb      	strh	r3, [r7, #14]
 800312e:	460b      	mov	r3, r1
 8003130:	81bb      	strh	r3, [r7, #12]
 8003132:	4613      	mov	r3, r2
 8003134:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if( I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 8003136:	89b9      	ldrh	r1, [r7, #12]
 8003138:	89f8      	ldrh	r0, [r7, #14]
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2202      	movs	r2, #2
 8003142:	f000 fb3f 	bl	80037c4 <I2C2_ReadReg>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <BSP_I2C2_ReadReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	e00c      	b.n	800316c <BSP_I2C2_ReadReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c2) == HAL_I2C_ERROR_AF)
 8003152:	4809      	ldr	r0, [pc, #36]	; (8003178 <BSP_I2C2_ReadReg16+0x58>)
 8003154:	f003 f8ab 	bl	80062ae <HAL_I2C_GetError>
 8003158:	4603      	mov	r3, r0
 800315a:	2b04      	cmp	r3, #4
 800315c:	d103      	bne.n	8003166 <BSP_I2C2_ReadReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800315e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	e002      	b.n	800316c <BSP_I2C2_ReadReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8003166:	f06f 0303 	mvn.w	r3, #3
 800316a:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 800316c:	697b      	ldr	r3, [r7, #20]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	200263f4 	.word	0x200263f4

0800317c <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 8003180:	f001 fa82 	bl	8004688 <HAL_GetTick>
 8003184:	4603      	mov	r3, r0
}
 8003186:	4618      	mov	r0, r3
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d06b      	beq.n	8003278 <I2C_GetTiming+0xec>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d068      	beq.n	8003278 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	e060      	b.n	800326e <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80031ac:	4a35      	ldr	r2, [pc, #212]	; (8003284 <I2C_GetTiming+0xf8>)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	212c      	movs	r1, #44	; 0x2c
 80031b2:	fb01 f303 	mul.w	r3, r1, r3
 80031b6:	4413      	add	r3, r2
 80031b8:	3304      	adds	r3, #4
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d352      	bcc.n	8003268 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 80031c2:	4a30      	ldr	r2, [pc, #192]	; (8003284 <I2C_GetTiming+0xf8>)
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	212c      	movs	r1, #44	; 0x2c
 80031c8:	fb01 f303 	mul.w	r3, r1, r3
 80031cc:	4413      	add	r3, r2
 80031ce:	3308      	adds	r3, #8
 80031d0:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d847      	bhi.n	8003268 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 80031d8:	6939      	ldr	r1, [r7, #16]
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f856 	bl	800328c <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 80031e0:	6939      	ldr	r1, [r7, #16]
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f940 	bl	8003468 <I2C_Compute_SCLL_SCLH>
 80031e8:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2b7f      	cmp	r3, #127	; 0x7f
 80031ee:	d842      	bhi.n	8003276 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80031f0:	4925      	ldr	r1, [pc, #148]	; (8003288 <I2C_GetTiming+0xfc>)
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8003202:	4821      	ldr	r0, [pc, #132]	; (8003288 <I2C_GetTiming+0xfc>)
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4403      	add	r3, r0
 8003210:	3304      	adds	r3, #4
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	051b      	lsls	r3, r3, #20
 8003216:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800321a:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 800321c:	481a      	ldr	r0, [pc, #104]	; (8003288 <I2C_GetTiming+0xfc>)
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4403      	add	r3, r0
 800322a:	3308      	adds	r3, #8
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	041b      	lsls	r3, r3, #16
 8003230:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8003234:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8003236:	4814      	ldr	r0, [pc, #80]	; (8003288 <I2C_GetTiming+0xfc>)
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4403      	add	r3, r0
 8003244:	330c      	adds	r3, #12
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	021b      	lsls	r3, r3, #8
 800324a:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 800324c:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 800324e:	480e      	ldr	r0, [pc, #56]	; (8003288 <I2C_GetTiming+0xfc>)
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4403      	add	r3, r0
 800325c:	3310      	adds	r3, #16
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8003262:	430b      	orrs	r3, r1
 8003264:	617b      	str	r3, [r7, #20]
        }
        break;
 8003266:	e006      	b.n	8003276 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	3301      	adds	r3, #1
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d99b      	bls.n	80031ac <I2C_GetTiming+0x20>
 8003274:	e000      	b.n	8003278 <I2C_GetTiming+0xec>
        break;
 8003276:	bf00      	nop
      }
    }
  }

  return ret;
 8003278:	697b      	ldr	r3, [r7, #20]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	080094c0 	.word	0x080094c0
 8003288:	200000f0 	.word	0x200000f0

0800328c <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 800328c:	b480      	push	{r7}
 800328e:	b08f      	sub	sp, #60	; 0x3c
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8003296:	2310      	movs	r3, #16
 8003298:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	085a      	lsrs	r2, r3, #1
 800329e:	4b6e      	ldr	r3, [pc, #440]	; (8003458 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 80032a0:	4413      	add	r3, r2
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80032a8:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 80032aa:	2332      	movs	r3, #50	; 0x32
 80032ac:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 80032ae:	f44f 7382 	mov.w	r3, #260	; 0x104
 80032b2:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80032b4:	4a69      	ldr	r2, [pc, #420]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	212c      	movs	r1, #44	; 0x2c
 80032ba:	fb01 f303 	mul.w	r3, r1, r3
 80032be:	4413      	add	r3, r2
 80032c0:	3324      	adds	r3, #36	; 0x24
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4618      	mov	r0, r3
 80032c6:	4a65      	ldr	r2, [pc, #404]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	212c      	movs	r1, #44	; 0x2c
 80032cc:	fb01 f303 	mul.w	r3, r1, r3
 80032d0:	4413      	add	r3, r2
 80032d2:	330c      	adds	r3, #12
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80032d8:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80032da:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80032dc:	495f      	ldr	r1, [pc, #380]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	202c      	movs	r0, #44	; 0x2c
 80032e2:	fb00 f303 	mul.w	r3, r0, r3
 80032e6:	440b      	add	r3, r1
 80032e8:	3328      	adds	r3, #40	; 0x28
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3303      	adds	r3, #3
 80032ee:	69f9      	ldr	r1, [r7, #28]
 80032f0:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	633b      	str	r3, [r7, #48]	; 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80032f8:	4a58      	ldr	r2, [pc, #352]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	212c      	movs	r1, #44	; 0x2c
 80032fe:	fb01 f303 	mul.w	r3, r1, r3
 8003302:	4413      	add	r3, r2
 8003304:	3310      	adds	r3, #16
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	4a54      	ldr	r2, [pc, #336]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	212c      	movs	r1, #44	; 0x2c
 8003310:	fb01 f303 	mul.w	r3, r1, r3
 8003314:	4413      	add	r3, r2
 8003316:	3320      	adds	r3, #32
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800331c:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800331e:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8003320:	494e      	ldr	r1, [pc, #312]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	202c      	movs	r0, #44	; 0x2c
 8003326:	fb00 f303 	mul.w	r3, r0, r3
 800332a:	440b      	add	r3, r1
 800332c:	3328      	adds	r3, #40	; 0x28
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3304      	adds	r3, #4
 8003332:	69f9      	ldr	r1, [r7, #28]
 8003334:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	62fb      	str	r3, [r7, #44]	; 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 800333c:	4a47      	ldr	r2, [pc, #284]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	212c      	movs	r1, #44	; 0x2c
 8003342:	fb01 f303 	mul.w	r3, r1, r3
 8003346:	4413      	add	r3, r2
 8003348:	3320      	adds	r3, #32
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	4a43      	ldr	r2, [pc, #268]	; (800345c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	212c      	movs	r1, #44	; 0x2c
 8003354:	fb01 f303 	mul.w	r3, r1, r3
 8003358:	4413      	add	r3, r2
 800335a:	3314      	adds	r3, #20
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4403      	add	r3, r0
 8003360:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 8003362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003364:	2b00      	cmp	r3, #0
 8003366:	dc01      	bgt.n	800336c <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (tsdadel_max <= 0)
 800336c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336e:	2b00      	cmp	r3, #0
 8003370:	dc01      	bgt.n	8003376 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 8003372:	2300      	movs	r3, #0
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8003376:	2300      	movs	r3, #0
 8003378:	62bb      	str	r3, [r7, #40]	; 0x28
 800337a:	e062      	b.n	8003442 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800337c:	2300      	movs	r3, #0
 800337e:	627b      	str	r3, [r7, #36]	; 0x24
 8003380:	e059      	b.n	8003436 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8003382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003384:	3301      	adds	r3, #1
 8003386:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003388:	3201      	adds	r2, #1
 800338a:	fb02 f203 	mul.w	r2, r2, r3
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fb02 f303 	mul.w	r3, r2, r3
 8003394:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	429a      	cmp	r2, r3
 800339c:	d348      	bcc.n	8003430 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 800339e:	2300      	movs	r3, #0
 80033a0:	623b      	str	r3, [r7, #32]
 80033a2:	e042      	b.n	800342a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 80033a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a6:	3301      	adds	r3, #1
 80033a8:	6a3a      	ldr	r2, [r7, #32]
 80033aa:	fb02 f203 	mul.w	r2, r2, r3
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	fb02 f303 	mul.w	r3, r2, r3
 80033b4:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 80033b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d332      	bcc.n	8003424 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 80033be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d82e      	bhi.n	8003424 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 80033c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d02a      	beq.n	8003424 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 80033ce:	4b24      	ldr	r3, [pc, #144]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	4924      	ldr	r1, [pc, #144]	; (8003464 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80033d4:	4613      	mov	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033e0:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 80033e2:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	491f      	ldr	r1, [pc, #124]	; (8003464 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80033e8:	4613      	mov	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	3304      	adds	r3, #4
 80033f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f6:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 80033f8:	4b19      	ldr	r3, [pc, #100]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4919      	ldr	r1, [pc, #100]	; (8003464 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80033fe:	4613      	mov	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4413      	add	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	3308      	adds	r3, #8
 800340a:	6a3a      	ldr	r2, [r7, #32]
 800340c:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 800340e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003410:	637b      	str	r3, [r7, #52]	; 0x34
              I2c_valid_timing_nbr ++;
 8003412:	4b13      	ldr	r3, [pc, #76]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3301      	adds	r3, #1
 8003418:	4a11      	ldr	r2, [pc, #68]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800341a:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 800341c:	4b10      	ldr	r3, [pc, #64]	; (8003460 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b7f      	cmp	r3, #127	; 0x7f
 8003422:	d812      	bhi.n	800344a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	3301      	adds	r3, #1
 8003428:	623b      	str	r3, [r7, #32]
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	2b0f      	cmp	r3, #15
 800342e:	d9b9      	bls.n	80033a4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8003430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003432:	3301      	adds	r3, #1
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	2b0f      	cmp	r3, #15
 800343a:	d9a2      	bls.n	8003382 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 800343c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343e:	3301      	adds	r3, #1
 8003440:	62bb      	str	r3, [r7, #40]	; 0x28
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	2b0f      	cmp	r3, #15
 8003446:	d999      	bls.n	800337c <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8003448:	e000      	b.n	800344c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 800344a:	bf00      	nop
          }
        }
      }
    }
  }
}
 800344c:	373c      	adds	r7, #60	; 0x3c
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	3b9aca00 	.word	0x3b9aca00
 800345c:	080094c0 	.word	0x080094c0
 8003460:	20000af0 	.word	0x20000af0
 8003464:	200000f0 	.word	0x200000f0

08003468 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8003468:	b480      	push	{r7}
 800346a:	b093      	sub	sp, #76	; 0x4c
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 8003472:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003476:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	085a      	lsrs	r2, r3, #1
 800347c:	4b7a      	ldr	r3, [pc, #488]	; (8003668 <I2C_Compute_SCLL_SCLH+0x200>)
 800347e:	4413      	add	r3, r2
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	fbb3 f3f2 	udiv	r3, r3, r2
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 8003488:	4a78      	ldr	r2, [pc, #480]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	212c      	movs	r1, #44	; 0x2c
 800348e:	fb01 f303 	mul.w	r3, r1, r3
 8003492:	4413      	add	r3, r2
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	085a      	lsrs	r2, r3, #1
 8003498:	4b73      	ldr	r3, [pc, #460]	; (8003668 <I2C_Compute_SCLL_SCLH+0x200>)
 800349a:	4413      	add	r3, r2
 800349c:	4973      	ldr	r1, [pc, #460]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	202c      	movs	r0, #44	; 0x2c
 80034a2:	fb00 f202 	mul.w	r2, r0, r2
 80034a6:	440a      	add	r2, r1
 80034a8:	6812      	ldr	r2, [r2, #0]
 80034aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80034ae:	62bb      	str	r3, [r7, #40]	; 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 80034b0:	2332      	movs	r3, #50	; 0x32
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 80034b4:	4a6d      	ldr	r2, [pc, #436]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	212c      	movs	r1, #44	; 0x2c
 80034ba:	fb01 f303 	mul.w	r3, r1, r3
 80034be:	4413      	add	r3, r2
 80034c0:	3328      	adds	r3, #40	; 0x28
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 80034cc:	4a67      	ldr	r2, [pc, #412]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	212c      	movs	r1, #44	; 0x2c
 80034d2:	fb01 f303 	mul.w	r3, r1, r3
 80034d6:	4413      	add	r3, r2
 80034d8:	3304      	adds	r3, #4
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a62      	ldr	r2, [pc, #392]	; (8003668 <I2C_Compute_SCLL_SCLH+0x200>)
 80034de:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e2:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 80034e4:	4a61      	ldr	r2, [pc, #388]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	212c      	movs	r1, #44	; 0x2c
 80034ea:	fb01 f303 	mul.w	r3, r1, r3
 80034ee:	4413      	add	r3, r2
 80034f0:	3308      	adds	r3, #8
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a5c      	ldr	r2, [pc, #368]	; (8003668 <I2C_Compute_SCLL_SCLH+0x200>)
 80034f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fa:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 80034fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034fe:	643b      	str	r3, [r7, #64]	; 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8003500:	2300      	movs	r3, #0
 8003502:	637b      	str	r3, [r7, #52]	; 0x34
 8003504:	e0a3      	b.n	800364e <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8003506:	495a      	ldr	r1, [pc, #360]	; (8003670 <I2C_Compute_SCLL_SCLH+0x208>)
 8003508:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	1c5a      	adds	r2, r3, #1
 8003518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351a:	fb02 f303 	mul.w	r3, r2, r3
 800351e:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8003520:	2300      	movs	r3, #0
 8003522:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003524:	e08c      	b.n	8003640 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8003526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	441a      	add	r2, r3
 800352c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800352e:	3301      	adds	r3, #1
 8003530:	6979      	ldr	r1, [r7, #20]
 8003532:	fb01 f103 	mul.w	r1, r1, r3
 8003536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	440b      	add	r3, r1
 800353c:	4413      	add	r3, r2
 800353e:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8003540:	4a4a      	ldr	r2, [pc, #296]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	212c      	movs	r1, #44	; 0x2c
 8003546:	fb01 f303 	mul.w	r3, r1, r3
 800354a:	4413      	add	r3, r2
 800354c:	3318      	adds	r3, #24
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	429a      	cmp	r2, r3
 8003554:	d971      	bls.n	800363a <I2C_Compute_SCLL_SCLH+0x1d2>
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	1ad2      	subs	r2, r2, r3
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	089b      	lsrs	r3, r3, #2
 8003562:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003564:	429a      	cmp	r2, r3
 8003566:	d268      	bcs.n	800363a <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8003568:	2300      	movs	r3, #0
 800356a:	63bb      	str	r3, [r7, #56]	; 0x38
 800356c:	e062      	b.n	8003634 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 800356e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	441a      	add	r2, r3
 8003574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003576:	3301      	adds	r3, #1
 8003578:	6979      	ldr	r1, [r7, #20]
 800357a:	fb01 f103 	mul.w	r1, r1, r3
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	440b      	add	r3, r1
 8003584:	4413      	add	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	441a      	add	r2, r3
 800358e:	4937      	ldr	r1, [pc, #220]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	202c      	movs	r0, #44	; 0x2c
 8003594:	fb00 f303 	mul.w	r3, r0, r3
 8003598:	440b      	add	r3, r1
 800359a:	3320      	adds	r3, #32
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	441a      	add	r2, r3
 80035a0:	4932      	ldr	r1, [pc, #200]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	202c      	movs	r0, #44	; 0x2c
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	440b      	add	r3, r1
 80035ac:	3324      	adds	r3, #36	; 0x24
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4413      	add	r3, r2
 80035b2:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d338      	bcc.n	800362e <I2C_Compute_SCLL_SCLH+0x1c6>
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d834      	bhi.n	800362e <I2C_Compute_SCLL_SCLH+0x1c6>
 80035c4:	4a29      	ldr	r2, [pc, #164]	; (800366c <I2C_Compute_SCLL_SCLH+0x204>)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	212c      	movs	r1, #44	; 0x2c
 80035ca:	fb01 f303 	mul.w	r3, r1, r3
 80035ce:	4413      	add	r3, r2
 80035d0:	331c      	adds	r3, #28
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d329      	bcc.n	800362e <I2C_Compute_SCLL_SCLH+0x1c6>
 80035da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d225      	bcs.n	800362e <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	633b      	str	r3, [r7, #48]	; 0x30

            if (error < 0)
 80035ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	da02      	bge.n	80035f6 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 80035f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f2:	425b      	negs	r3, r3
 80035f4:	633b      	str	r3, [r7, #48]	; 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 80035f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d917      	bls.n	800362e <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 80035fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003600:	643b      	str	r3, [r7, #64]	; 0x40
              I2c_valid_timing[count].scll = scll;
 8003602:	491b      	ldr	r1, [pc, #108]	; (8003670 <I2C_Compute_SCLL_SCLH+0x208>)
 8003604:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003606:	4613      	mov	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	3310      	adds	r3, #16
 8003612:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003614:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8003616:	4916      	ldr	r1, [pc, #88]	; (8003670 <I2C_Compute_SCLL_SCLH+0x208>)
 8003618:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800361a:	4613      	mov	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	440b      	add	r3, r1
 8003624:	330c      	adds	r3, #12
 8003626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003628:	601a      	str	r2, [r3, #0]
              ret = count;
 800362a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362c:	647b      	str	r3, [r7, #68]	; 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800362e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003630:	3301      	adds	r3, #1
 8003632:	63bb      	str	r3, [r7, #56]	; 0x38
 8003634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003636:	2bff      	cmp	r3, #255	; 0xff
 8003638:	d999      	bls.n	800356e <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800363a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800363c:	3301      	adds	r3, #1
 800363e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003642:	2bff      	cmp	r3, #255	; 0xff
 8003644:	f67f af6f 	bls.w	8003526 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8003648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800364a:	3301      	adds	r3, #1
 800364c:	637b      	str	r3, [r7, #52]	; 0x34
 800364e:	4b09      	ldr	r3, [pc, #36]	; (8003674 <I2C_Compute_SCLL_SCLH+0x20c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003654:	429a      	cmp	r2, r3
 8003656:	f4ff af56 	bcc.w	8003506 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 800365a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800365c:	4618      	mov	r0, r3
 800365e:	374c      	adds	r7, #76	; 0x4c
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	3b9aca00 	.word	0x3b9aca00
 800366c:	080094c0 	.word	0x080094c0
 8003670:	200000f0 	.word	0x200000f0
 8003674:	20000af0 	.word	0x20000af0

08003678 <I2C2_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *phi2c)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	; 0x28
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C2_SCL_GPIO_CLK_ENABLE();
 8003680:	4b2a      	ldr	r3, [pc, #168]	; (800372c <I2C2_MspInit+0xb4>)
 8003682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003684:	4a29      	ldr	r2, [pc, #164]	; (800372c <I2C2_MspInit+0xb4>)
 8003686:	f043 0308 	orr.w	r3, r3, #8
 800368a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800368c:	4b27      	ldr	r3, [pc, #156]	; (800372c <I2C2_MspInit+0xb4>)
 800368e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	613b      	str	r3, [r7, #16]
 8003696:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C2_SDA_GPIO_CLK_ENABLE();
 8003698:	4b24      	ldr	r3, [pc, #144]	; (800372c <I2C2_MspInit+0xb4>)
 800369a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800369c:	4a23      	ldr	r2, [pc, #140]	; (800372c <I2C2_MspInit+0xb4>)
 800369e:	f043 0308 	orr.w	r3, r3, #8
 80036a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036a4:	4b21      	ldr	r3, [pc, #132]	; (800372c <I2C2_MspInit+0xb4>)
 80036a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SCL_PIN;
 80036b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036b4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80036b6:	2312      	movs	r3, #18
 80036b8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80036be:	2302      	movs	r3, #2
 80036c0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C2_SCL_AF;
 80036c2:	2304      	movs	r3, #4
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &gpio_init_structure);
 80036c6:	f107 0314 	add.w	r3, r7, #20
 80036ca:	4619      	mov	r1, r3
 80036cc:	4818      	ldr	r0, [pc, #96]	; (8003730 <I2C2_MspInit+0xb8>)
 80036ce:	f001 ff3d 	bl	800554c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SDA_PIN;
 80036d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80036d8:	2312      	movs	r3, #18
 80036da:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80036dc:	2300      	movs	r3, #0
 80036de:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80036e0:	2302      	movs	r3, #2
 80036e2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C2_SDA_AF;
 80036e4:	2304      	movs	r3, #4
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &gpio_init_structure);
 80036e8:	f107 0314 	add.w	r3, r7, #20
 80036ec:	4619      	mov	r1, r3
 80036ee:	4810      	ldr	r0, [pc, #64]	; (8003730 <I2C2_MspInit+0xb8>)
 80036f0:	f001 ff2c 	bl	800554c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C2_CLK_ENABLE();
 80036f4:	4b0d      	ldr	r3, [pc, #52]	; (800372c <I2C2_MspInit+0xb4>)
 80036f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f8:	4a0c      	ldr	r2, [pc, #48]	; (800372c <I2C2_MspInit+0xb4>)
 80036fa:	f043 0302 	orr.w	r3, r3, #2
 80036fe:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003700:	4b0a      	ldr	r3, [pc, #40]	; (800372c <I2C2_MspInit+0xb4>)
 8003702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	60bb      	str	r3, [r7, #8]
 800370a:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C2_FORCE_RESET();
 800370c:	4b07      	ldr	r3, [pc, #28]	; (800372c <I2C2_MspInit+0xb4>)
 800370e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003710:	4a06      	ldr	r2, [pc, #24]	; (800372c <I2C2_MspInit+0xb4>)
 8003712:	f043 0302 	orr.w	r3, r3, #2
 8003716:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Release the I2C peripheral clock reset */
  BUS_I2C2_RELEASE_RESET();
 8003718:	4b04      	ldr	r3, [pc, #16]	; (800372c <I2C2_MspInit+0xb4>)
 800371a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371c:	4a03      	ldr	r2, [pc, #12]	; (800372c <I2C2_MspInit+0xb4>)
 800371e:	f023 0302 	bic.w	r3, r3, #2
 8003722:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003724:	bf00      	nop
 8003726:	3728      	adds	r7, #40	; 0x28
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40021000 	.word	0x40021000
 8003730:	48000c00 	.word	0x48000c00

08003734 <I2C2_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *phi2c)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C2_SCL_PIN;
 800373c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003740:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4619      	mov	r1, r3
 8003746:	480a      	ldr	r0, [pc, #40]	; (8003770 <I2C2_MspDeInit+0x3c>)
 8003748:	f002 f892 	bl	8005870 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C2_SDA_PIN;
 800374c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003750:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	4619      	mov	r1, r3
 8003756:	4806      	ldr	r0, [pc, #24]	; (8003770 <I2C2_MspDeInit+0x3c>)
 8003758:	f002 f88a 	bl	8005870 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C2_CLK_DISABLE();
 800375c:	4b05      	ldr	r3, [pc, #20]	; (8003774 <I2C2_MspDeInit+0x40>)
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	4a04      	ldr	r2, [pc, #16]	; (8003774 <I2C2_MspDeInit+0x40>)
 8003762:	f023 0302 	bic.w	r3, r3, #2
 8003766:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8003768:	bf00      	nop
 800376a:	3720      	adds	r7, #32
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	48000c00 	.word	0x48000c00
 8003774:	40021000 	.word	0x40021000

08003778 <I2C2_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b088      	sub	sp, #32
 800377c:	af04      	add	r7, sp, #16
 800377e:	607b      	str	r3, [r7, #4]
 8003780:	4603      	mov	r3, r0
 8003782:	81fb      	strh	r3, [r7, #14]
 8003784:	460b      	mov	r3, r1
 8003786:	81bb      	strh	r3, [r7, #12]
 8003788:	4613      	mov	r3, r2
 800378a:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 800378c:	8978      	ldrh	r0, [r7, #10]
 800378e:	89ba      	ldrh	r2, [r7, #12]
 8003790:	89f9      	ldrh	r1, [r7, #14]
 8003792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003796:	9302      	str	r3, [sp, #8]
 8003798:	8b3b      	ldrh	r3, [r7, #24]
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	4603      	mov	r3, r0
 80037a2:	4807      	ldr	r0, [pc, #28]	; (80037c0 <I2C2_WriteReg+0x48>)
 80037a4:	f002 fa40 	bl	8005c28 <HAL_I2C_Mem_Write>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <I2C2_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e001      	b.n	80037b6 <I2C2_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 80037b2:	f06f 0307 	mvn.w	r3, #7
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	200263f4 	.word	0x200263f4

080037c4 <I2C2_ReadReg>:
  * @param  pData      The target register value to be read
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af04      	add	r7, sp, #16
 80037ca:	607b      	str	r3, [r7, #4]
 80037cc:	4603      	mov	r3, r0
 80037ce:	81fb      	strh	r3, [r7, #14]
 80037d0:	460b      	mov	r3, r1
 80037d2:	81bb      	strh	r3, [r7, #12]
 80037d4:	4613      	mov	r3, r2
 80037d6:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 80037d8:	8978      	ldrh	r0, [r7, #10]
 80037da:	89ba      	ldrh	r2, [r7, #12]
 80037dc:	89f9      	ldrh	r1, [r7, #14]
 80037de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037e2:	9302      	str	r3, [sp, #8]
 80037e4:	8b3b      	ldrh	r3, [r7, #24]
 80037e6:	9301      	str	r3, [sp, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	4603      	mov	r3, r0
 80037ee:	4807      	ldr	r0, [pc, #28]	; (800380c <I2C2_ReadReg+0x48>)
 80037f0:	f002 fb2e 	bl	8005e50 <HAL_I2C_Mem_Read>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <I2C2_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e001      	b.n	8003802 <I2C2_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 80037fe:	f06f 0307 	mvn.w	r3, #7
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	200263f4 	.word	0x200263f4

08003810 <BSP_CAMERA_Init>:
  *         naming QQVGA, QVGA, VGA ...
  * @param  PixelFormat Capture pixel format
  * @retval BSP status
  */
int32_t BSP_CAMERA_Init(uint32_t Instance, uint32_t Resolution, uint32_t PixelFormat)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800381c:	2300      	movs	r3, #0
 800381e:	617b      	str	r3, [r7, #20]
  BSP_IO_Init();
 8003820:	f000 fe4e 	bl	80044c0 <BSP_IO_Init>

  // Config PWR_EN_PIN
  BSP_IO_ConfigPin(CAMERA_PWR_EN_PIN, IO_MODE_OUTPUT);
 8003824:	2101      	movs	r1, #1
 8003826:	2040      	movs	r0, #64	; 0x40
 8003828:	f000 fe8e 	bl	8004548 <BSP_IO_ConfigPin>
  BSP_IO_WritePin(CAMERA_PWR_EN_PIN, IO_PIN_SET);  // redLED down
 800382c:	2101      	movs	r1, #1
 800382e:	2040      	movs	r0, #64	; 0x40
 8003830:	f000 fea6 	bl	8004580 <BSP_IO_WritePin>
  BSP_IO_WritePin(CAMERA_PWR_EN_PIN, IO_PIN_RESET);  // redLED up
 8003834:	2100      	movs	r1, #0
 8003836:	2040      	movs	r0, #64	; 0x40
 8003838:	f000 fea2 	bl	8004580 <BSP_IO_WritePin>

  if(Instance >= CAMERA_INSTANCES_NBR)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <BSP_CAMERA_Init+0x3a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003842:	f06f 0301 	mvn.w	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	e05b      	b.n	8003902 <BSP_CAMERA_Init+0xf2>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#else
    /* DCMI Initialization */
    DCMI_MspInit(&hcamera_dcmi);
 800384a:	4830      	ldr	r0, [pc, #192]	; (800390c <BSP_CAMERA_Init+0xfc>)
 800384c:	f000 f950 	bl	8003af0 <DCMI_MspInit>
#endif
    /* Initialize the camera driver structure */
    if(MX_DCMI_Init(&hcamera_dcmi) != HAL_OK)
 8003850:	482e      	ldr	r0, [pc, #184]	; (800390c <BSP_CAMERA_Init+0xfc>)
 8003852:	f000 f863 	bl	800391c <MX_DCMI_Init>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <BSP_CAMERA_Init+0x54>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800385c:	f06f 0303 	mvn.w	r3, #3
 8003860:	617b      	str	r3, [r7, #20]
 8003862:	e04e      	b.n	8003902 <BSP_CAMERA_Init+0xf2>
    }
    else if(BSP_CAMERA_HwReset(0) != BSP_ERROR_NONE)
 8003864:	2000      	movs	r0, #0
 8003866:	f000 f8bf 	bl	80039e8 <BSP_CAMERA_HwReset>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <BSP_CAMERA_Init+0x68>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8003870:	f06f 0307 	mvn.w	r3, #7
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	e044      	b.n	8003902 <BSP_CAMERA_Init+0xf2>
    else
    {
#if (USE_CAMERA_SENSOR_OV5640 == 1)
//      if(ret != BSP_ERROR_NONE)
//      {
        ret = OV5640_Probe(Resolution, PixelFormat);
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	68b8      	ldr	r0, [r7, #8]
 800387c:	f000 fa64 	bl	8003d48 <OV5640_Probe>
 8003880:	6178      	str	r0, [r7, #20]
//      }
#endif
      if(ret != BSP_ERROR_NONE)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <BSP_CAMERA_Init+0x80>
      {
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8003888:	f06f 0306 	mvn.w	r3, #6
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	e038      	b.n	8003902 <BSP_CAMERA_Init+0xf2>
      }
      else
      {
	    HSPolarity = DCMI_HSPOLARITY_HIGH;
 8003890:	4b1f      	ldr	r3, [pc, #124]	; (8003910 <BSP_CAMERA_Init+0x100>)
 8003892:	2240      	movs	r2, #64	; 0x40
 8003894:	601a      	str	r2, [r3, #0]
	    /* Initialize the camera driver structure */
	    if(MX_DCMI_Init(&hcamera_dcmi) != HAL_OK)
 8003896:	481d      	ldr	r0, [pc, #116]	; (800390c <BSP_CAMERA_Init+0xfc>)
 8003898:	f000 f840 	bl	800391c <MX_DCMI_Init>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <BSP_CAMERA_Init+0x98>
	    {
	  	  ret = BSP_ERROR_PERIPH_FAILURE;
 80038a2:	f06f 0303 	mvn.w	r3, #3
 80038a6:	617b      	str	r3, [r7, #20]
	    }

        if(ret == BSP_ERROR_NONE)
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d108      	bne.n	80038c0 <BSP_CAMERA_Init+0xb0>
        {
          if(BSP_CAMERA_HwReset(0) != BSP_ERROR_NONE)
 80038ae:	2000      	movs	r0, #0
 80038b0:	f000 f89a 	bl	80039e8 <BSP_CAMERA_HwReset>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <BSP_CAMERA_Init+0xb0>
          {
            ret = BSP_ERROR_BUS_FAILURE;
 80038ba:	f06f 0307 	mvn.w	r3, #7
 80038be:	617b      	str	r3, [r7, #20]
          }
        }

        if(ret == BSP_ERROR_NONE)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d108      	bne.n	80038d8 <BSP_CAMERA_Init+0xc8>
        {
          Camera_Ctx[Instance].CameraId  = CameraId;
 80038c6:	4b13      	ldr	r3, [pc, #76]	; (8003914 <BSP_CAMERA_Init+0x104>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4913      	ldr	r1, [pc, #76]	; (8003918 <BSP_CAMERA_Init+0x108>)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2034      	movs	r0, #52	; 0x34
 80038d0:	fb00 f303 	mul.w	r3, r0, r3
 80038d4:	440b      	add	r3, r1
 80038d6:	601a      	str	r2, [r3, #0]
          {
            ret = BSP_ERROR_NONE;
          }
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS == 1) */
        }
        if(ret == BSP_ERROR_NONE)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d111      	bne.n	8003902 <BSP_CAMERA_Init+0xf2>
        {
          Camera_Ctx[Instance].Resolution  = Resolution;
 80038de:	4a0e      	ldr	r2, [pc, #56]	; (8003918 <BSP_CAMERA_Init+0x108>)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2134      	movs	r1, #52	; 0x34
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	4413      	add	r3, r2
 80038ea:	3304      	adds	r3, #4
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	601a      	str	r2, [r3, #0]
          Camera_Ctx[Instance].PixelFormat = PixelFormat;
 80038f0:	4a09      	ldr	r2, [pc, #36]	; (8003918 <BSP_CAMERA_Init+0x108>)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2134      	movs	r1, #52	; 0x34
 80038f6:	fb01 f303 	mul.w	r3, r1, r3
 80038fa:	4413      	add	r3, r2
 80038fc:	3308      	adds	r3, #8
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* BSP status */
  return ret;
 8003902:	697b      	ldr	r3, [r7, #20]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20026448 	.word	0x20026448
 8003910:	20000b24 	.word	0x20000b24
 8003914:	20000b28 	.word	0x20000b28
 8003918:	200264ac 	.word	0x200264ac

0800391c <MX_DCMI_Init>:
  * @param  hdcmi  DCMI handle
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_DCMI_Init(DCMI_HandleTypeDef* hdcmi)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /*** Configures the DCMI to interface with the camera module ***/
  /* DCMI configuration */
  hdcmi->Instance              = DCMI;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a11      	ldr	r2, [pc, #68]	; (800396c <MX_DCMI_Init+0x50>)
 8003928:	601a      	str	r2, [r3, #0]
  hdcmi->Init.CaptureRate      = DCMI_CR_ALL_FRAME;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
  hdcmi->Init.HSPolarity       = HSPolarity;
 8003930:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <MX_DCMI_Init+0x54>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	611a      	str	r2, [r3, #16]
  hdcmi->Init.SynchroMode      = DCMI_SYNCHRO_HARDWARE;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	605a      	str	r2, [r3, #4]
  hdcmi->Init.VSPolarity       = DCMI_VSPOLARITY_HIGH;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	60da      	str	r2, [r3, #12]
  hdcmi->Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	619a      	str	r2, [r3, #24]
  hdcmi->Init.PCKPolarity      = DCMI_PCKPOLARITY_RISING;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2220      	movs	r2, #32
 800394e:	609a      	str	r2, [r3, #8]

  if(HAL_DCMI_Init(hdcmi) != HAL_OK)
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f001 f80d 	bl	8004970 <HAL_DCMI_Init>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_DCMI_Init+0x44>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <MX_DCMI_Init+0x46>
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	50050000 	.word	0x50050000
 8003970:	20000b24 	.word	0x20000b24

08003974 <BSP_CAMERA_Start>:
  * @param  pBff     pointer to the camera output buffer
  * @param  Mode CAMERA_MODE_CONTINUOUS or CAMERA_MODE_SNAPSHOT
  * @retval BSP status
  */
int32_t BSP_CAMERA_Start(uint32_t Instance, uint8_t *pBff, uint32_t Mode)
{
 8003974:	b590      	push	{r4, r7, lr}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <BSP_CAMERA_Start+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003986:	f06f 0301 	mvn.w	r3, #1
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	e022      	b.n	80039d4 <BSP_CAMERA_Start+0x60>
  }
  else if(HAL_DCMI_Start_DMA(&hcamera_dcmi, Mode, (uint32_t)pBff, (uint32_t)GetSize(Camera_Ctx[Instance].Resolution, Camera_Ctx[Instance].PixelFormat)) != HAL_OK)
 800398e:	68bc      	ldr	r4, [r7, #8]
 8003990:	4a13      	ldr	r2, [pc, #76]	; (80039e0 <BSP_CAMERA_Start+0x6c>)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2134      	movs	r1, #52	; 0x34
 8003996:	fb01 f303 	mul.w	r3, r1, r3
 800399a:	4413      	add	r3, r2
 800399c:	3304      	adds	r3, #4
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	490f      	ldr	r1, [pc, #60]	; (80039e0 <BSP_CAMERA_Start+0x6c>)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2034      	movs	r0, #52	; 0x34
 80039a6:	fb00 f303 	mul.w	r3, r0, r3
 80039aa:	440b      	add	r3, r1
 80039ac:	3308      	adds	r3, #8
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4619      	mov	r1, r3
 80039b2:	4610      	mov	r0, r2
 80039b4:	f000 f84a 	bl	8003a4c <GetSize>
 80039b8:	4603      	mov	r3, r0
 80039ba:	4622      	mov	r2, r4
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4809      	ldr	r0, [pc, #36]	; (80039e4 <BSP_CAMERA_Start+0x70>)
 80039c0:	f001 f866 	bl	8004a90 <HAL_DCMI_Start_DMA>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <BSP_CAMERA_Start+0x5c>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 80039ca:	f06f 0303 	mvn.w	r3, #3
 80039ce:	e002      	b.n	80039d6 <BSP_CAMERA_Start+0x62>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  }

  /* Return BSP status */
  return ret;
 80039d4:	697b      	ldr	r3, [r7, #20]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	371c      	adds	r7, #28
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd90      	pop	{r4, r7, pc}
 80039de:	bf00      	nop
 80039e0:	200264ac 	.word	0x200264ac
 80039e4:	20026448 	.word	0x20026448

080039e8 <BSP_CAMERA_HwReset>:
  * @brief  CAMERA hardware reset
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_HwReset(uint32_t Instance)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef gpio_init_structure;

  if(Instance >= CAMERA_INSTANCES_NBR)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <BSP_CAMERA_HwReset+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80039fa:	f06f 0301 	mvn.w	r3, #1
 80039fe:	61fb      	str	r3, [r7, #28]
 8003a00:	e011      	b.n	8003a26 <BSP_CAMERA_HwReset+0x3e>
  }
  else
  {
    /* Init DCMI PWR_ENABLE Pin */
    /* Enable GPIO clock */
	BSP_IO_ConfigPin(CAMERA_PWR_EN_PIN, IO_MODE_OUTPUT);
 8003a02:	2101      	movs	r1, #1
 8003a04:	2040      	movs	r0, #64	; 0x40
 8003a06:	f000 fd9f 	bl	8004548 <BSP_IO_ConfigPin>
	BSP_IO_WritePin(CAMERA_PWR_EN_PIN, IO_PIN_SET);  // redLED down
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	2040      	movs	r0, #64	; 0x40
 8003a0e:	f000 fdb7 	bl	8004580 <BSP_IO_WritePin>

    HAL_Delay(100);     /* POWER_DOWN de-asserted during 100 ms */
 8003a12:	2064      	movs	r0, #100	; 0x64
 8003a14:	f000 fe44 	bl	80046a0 <HAL_Delay>

    /* Assert the camera POWER_DOWN pin (active high) */
	BSP_IO_WritePin(CAMERA_PWR_EN_PIN, IO_PIN_RESET);  // redLED up
 8003a18:	2100      	movs	r1, #0
 8003a1a:	2040      	movs	r0, #64	; 0x40
 8003a1c:	f000 fdb0 	bl	8004580 <BSP_IO_WritePin>
    HAL_Delay(20);
 8003a20:	2014      	movs	r0, #20
 8003a22:	f000 fe3d 	bl	80046a0 <HAL_Delay>
  }

  return ret;
 8003a26:	69fb      	ldr	r3, [r7, #28]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3720      	adds	r7, #32
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <DCMI_IRQHandler>:
  * @brief  This function handles DCMI interrupt request.
  * @param  Instance Camera instance
  * @retval None
  */
void BSP_CAMERA_IRQHandler(uint32_t Instance)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  HAL_DCMI_IRQHandler(&hcamera_dcmi);
 8003a38:	4803      	ldr	r0, [pc, #12]	; (8003a48 <DCMI_IRQHandler+0x18>)
 8003a3a:	f001 f8fb 	bl	8004c34 <HAL_DCMI_IRQHandler>
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	20026448 	.word	0x20026448

08003a4c <GetSize>:
  * @param  Resolution  the current resolution.
  * @param  PixelFormat Camera pixel format
  * @retval capture size in 32-bit words.
  */
static int32_t GetSize(uint32_t Resolution, uint32_t PixelFormat)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t size = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60fb      	str	r3, [r7, #12]
  uint32_t pf_div;
  if(PixelFormat == CAMERA_PF_RGB888)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d102      	bne.n	8003a66 <GetSize+0x1a>
  {
    pf_div = 3; /* each pixel on 3 bytes so 3/4 words */
 8003a60:	2303      	movs	r3, #3
 8003a62:	60bb      	str	r3, [r7, #8]
 8003a64:	e001      	b.n	8003a6a <GetSize+0x1e>
  }
  else
  {
    pf_div = 2; /* each pixel on 2 bytes so 1/2 words*/
 8003a66:	2302      	movs	r3, #2
 8003a68:	60bb      	str	r3, [r7, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d834      	bhi.n	8003ada <GetSize+0x8e>
 8003a70:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <GetSize+0x2c>)
 8003a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a76:	bf00      	nop
 8003a78:	08003a8d 	.word	0x08003a8d
 8003a7c:	08003a9d 	.word	0x08003a9d
 8003a80:	08003aad 	.word	0x08003aad
 8003a84:	08003abd 	.word	0x08003abd
 8003a88:	08003acd 	.word	0x08003acd
  }
  /* Get capture size */
  switch (Resolution)
  {
  case CAMERA_R160x120:
    size =  ((uint32_t)(160*120)*pf_div)/4U;
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003a92:	fb02 f303 	mul.w	r3, r2, r3
 8003a96:	089b      	lsrs	r3, r3, #2
 8003a98:	60fb      	str	r3, [r7, #12]
    break;
 8003a9a:	e01f      	b.n	8003adc <GetSize+0x90>
  case CAMERA_R320x240:
    size =  ((uint32_t)(320*240)*pf_div)/4U;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 8003aa2:	fb02 f303 	mul.w	r3, r2, r3
 8003aa6:	089b      	lsrs	r3, r3, #2
 8003aa8:	60fb      	str	r3, [r7, #12]
    break;
 8003aaa:	e017      	b.n	8003adc <GetSize+0x90>
  case CAMERA_R480x272:
    size =  ((uint32_t)(480*272)*pf_div)/4U;
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	021b      	lsls	r3, r3, #8
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	025b      	lsls	r3, r3, #9
 8003ab6:	089b      	lsrs	r3, r3, #2
 8003ab8:	60fb      	str	r3, [r7, #12]
    break;
 8003aba:	e00f      	b.n	8003adc <GetSize+0x90>
  case CAMERA_R640x480:
    size =  ((uint32_t)(640*480)*pf_div)/4U;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f44f 2296 	mov.w	r2, #307200	; 0x4b000
 8003ac2:	fb02 f303 	mul.w	r3, r2, r3
 8003ac6:	089b      	lsrs	r3, r3, #2
 8003ac8:	60fb      	str	r3, [r7, #12]
    break;
 8003aca:	e007      	b.n	8003adc <GetSize+0x90>
  case CAMERA_R800x480:
    size =  ((uint32_t)(800*480)*pf_div)/4U;
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4a07      	ldr	r2, [pc, #28]	; (8003aec <GetSize+0xa0>)
 8003ad0:	fb02 f303 	mul.w	r3, r2, r3
 8003ad4:	089b      	lsrs	r3, r3, #2
 8003ad6:	60fb      	str	r3, [r7, #12]
    break;
 8003ad8:	e000      	b.n	8003adc <GetSize+0x90>
  default:
    break;
 8003ada:	bf00      	nop
  }

  return (int32_t)size;
 8003adc:	68fb      	ldr	r3, [r7, #12]
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	0005dc00 	.word	0x0005dc00

08003af0 <DCMI_MspInit>:
  * @brief  Initializes the DCMI MSP.
  * @param  hdcmi  DCMI handle
  * @retval None
  */
static void DCMI_MspInit(DCMI_HandleTypeDef *hdcmi)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b08e      	sub	sp, #56	; 0x38
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	  static DMA_HandleTypeDef hdma_handler;
	  GPIO_InitTypeDef gpio_init_structure;

	  /*** Enable peripherals and GPIO clocks ***/
	  /* Enable DCMI clock */
	  __HAL_RCC_DCMI_CLK_ENABLE();
 8003af8:	4b63      	ldr	r3, [pc, #396]	; (8003c88 <DCMI_MspInit+0x198>)
 8003afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afc:	4a62      	ldr	r2, [pc, #392]	; (8003c88 <DCMI_MspInit+0x198>)
 8003afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b04:	4b60      	ldr	r3, [pc, #384]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b0c:	623b      	str	r3, [r7, #32]
 8003b0e:	6a3b      	ldr	r3, [r7, #32]

	  /* Enable DMA2 clock */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8003b10:	4b5d      	ldr	r3, [pc, #372]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b14:	4a5c      	ldr	r2, [pc, #368]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b16:	f043 0302 	orr.w	r3, r3, #2
 8003b1a:	6493      	str	r3, [r2, #72]	; 0x48
 8003b1c:	4b5a      	ldr	r3, [pc, #360]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	61fb      	str	r3, [r7, #28]
 8003b26:	69fb      	ldr	r3, [r7, #28]

	  /* Enable GPIO clocks */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b28:	4b57      	ldr	r3, [pc, #348]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2c:	4a56      	ldr	r2, [pc, #344]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b34:	4b54      	ldr	r3, [pc, #336]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	61bb      	str	r3, [r7, #24]
 8003b3e:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b40:	4b51      	ldr	r3, [pc, #324]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b44:	4a50      	ldr	r2, [pc, #320]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b46:	f043 0310 	orr.w	r3, r3, #16
 8003b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b4c:	4b4e      	ldr	r3, [pc, #312]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b58:	4b4b      	ldr	r3, [pc, #300]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b5c:	4a4a      	ldr	r2, [pc, #296]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b64:	4b48      	ldr	r3, [pc, #288]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6c:	613b      	str	r3, [r7, #16]
 8003b6e:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003b70:	4b45      	ldr	r3, [pc, #276]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b74:	4a44      	ldr	r2, [pc, #272]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b7c:	4b42      	ldr	r3, [pc, #264]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	68fb      	ldr	r3, [r7, #12]

	  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_4);
 8003b88:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003b8c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003b90:	2000      	movs	r0, #0
 8003b92:	f003 fc53 	bl	800743c <HAL_RCC_MCOConfig>
	  __HAL_RCC_HSI48_ENABLE();
 8003b96:	4b3c      	ldr	r3, [pc, #240]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b9c:	4a3a      	ldr	r2, [pc, #232]	; (8003c88 <DCMI_MspInit+0x198>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	  HAL_Delay(10); // HSI48 should start in 10ms
 8003ba6:	200a      	movs	r0, #10
 8003ba8:	f000 fd7a 	bl	80046a0 <HAL_Delay>


	  /*** Configure the GPIO ***/
	  /* Configure DCMI GPIO as alternate function */
	  gpio_init_structure.Pin       = GPIO_PIN_5;
 8003bac:	2320      	movs	r3, #32
 8003bae:	627b      	str	r3, [r7, #36]	; 0x24
	  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	62bb      	str	r3, [r7, #40]	; 0x28
	  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	633b      	str	r3, [r7, #48]	; 0x30
	  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8003bbc:	230a      	movs	r3, #10
 8003bbe:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4831      	ldr	r0, [pc, #196]	; (8003c8c <DCMI_MspInit+0x19c>)
 8003bc8:	f001 fcc0 	bl	800554c <HAL_GPIO_Init>


	  gpio_init_structure.Pin       = GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | \
 8003bcc:	f645 7320 	movw	r3, #24352	; 0x5f20
 8003bd0:	627b      	str	r3, [r7, #36]	; 0x24
	                                  GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_14;
	  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	62bb      	str	r3, [r7, #40]	; 0x28
	  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	633b      	str	r3, [r7, #48]	; 0x30
	  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8003bde:	230a      	movs	r3, #10
 8003be0:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8003be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003be6:	4619      	mov	r1, r3
 8003be8:	4829      	ldr	r0, [pc, #164]	; (8003c90 <DCMI_MspInit+0x1a0>)
 8003bea:	f001 fcaf 	bl	800554c <HAL_GPIO_Init>

	  gpio_init_structure.Pin       = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7;
 8003bee:	23b0      	movs	r3, #176	; 0xb0
 8003bf0:	627b      	str	r3, [r7, #36]	; 0x24
	  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	62bb      	str	r3, [r7, #40]	; 0x28
	  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	633b      	str	r3, [r7, #48]	; 0x30
	  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8003bfe:	230a      	movs	r3, #10
 8003c00:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c06:	4619      	mov	r1, r3
 8003c08:	4822      	ldr	r0, [pc, #136]	; (8003c94 <DCMI_MspInit+0x1a4>)
 8003c0a:	f001 fc9f 	bl	800554c <HAL_GPIO_Init>

	  /*** Configure the DMA ***/
	  /* Set the parameters to be configured */
	  hdma_handler.Instance                 = BSP_CAMERA_DMA_INSTANCE;
 8003c0e:	4b22      	ldr	r3, [pc, #136]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c10:	4a22      	ldr	r2, [pc, #136]	; (8003c9c <DCMI_MspInit+0x1ac>)
 8003c12:	601a      	str	r2, [r3, #0]

	  hdma_handler.Init.Request             = DMA_REQUEST_0;
 8003c14:	4b20      	ldr	r3, [pc, #128]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	605a      	str	r2, [r3, #4]
	  hdma_handler.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8003c1a:	4b1f      	ldr	r3, [pc, #124]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
	  hdma_handler.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003c20:	4b1d      	ldr	r3, [pc, #116]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]
	  hdma_handler.Init.MemInc              = DMA_MINC_ENABLE;      /* Image captured by the DCMI is stored in memory */
 8003c26:	4b1c      	ldr	r3, [pc, #112]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c28:	2280      	movs	r2, #128	; 0x80
 8003c2a:	611a      	str	r2, [r3, #16]
	  hdma_handler.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c2c:	4b1a      	ldr	r3, [pc, #104]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c32:	615a      	str	r2, [r3, #20]
	  hdma_handler.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003c34:	4b18      	ldr	r3, [pc, #96]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c3a:	619a      	str	r2, [r3, #24]
	  hdma_handler.Init.Mode                = DMA_CIRCULAR;
 8003c3c:	4b16      	ldr	r3, [pc, #88]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c3e:	2220      	movs	r2, #32
 8003c40:	61da      	str	r2, [r3, #28]
	  hdma_handler.Init.Priority            = DMA_PRIORITY_HIGH;
 8003c42:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c48:	621a      	str	r2, [r3, #32]

	  /* Associate the initialized DMA handle to the DCMI handle */
	  __HAL_LINKDMA(hdcmi, DMA_Handle, hdma_handler);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a12      	ldr	r2, [pc, #72]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c4e:	651a      	str	r2, [r3, #80]	; 0x50
 8003c50:	4a11      	ldr	r2, [pc, #68]	; (8003c98 <DCMI_MspInit+0x1a8>)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6293      	str	r3, [r2, #40]	; 0x28

	  /*** Configure the NVIC for DCMI and DMA ***/
	  /* NVIC configuration for DCMI transfer complete interrupt */
	  HAL_NVIC_SetPriority(DCMI_IRQn, 0x0F, 0);
 8003c56:	2200      	movs	r2, #0
 8003c58:	210f      	movs	r1, #15
 8003c5a:	2055      	movs	r0, #85	; 0x55
 8003c5c:	f000 fe43 	bl	80048e6 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8003c60:	2055      	movs	r0, #85	; 0x55
 8003c62:	f000 fe5c 	bl	800491e <HAL_NVIC_EnableIRQ>

	  /* NVIC configuration for DMA2D transfer complete interrupt */
	  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0x0F, 0);
 8003c66:	2200      	movs	r2, #0
 8003c68:	210f      	movs	r1, #15
 8003c6a:	2044      	movs	r0, #68	; 0x44
 8003c6c:	f000 fe3b 	bl	80048e6 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8003c70:	2044      	movs	r0, #68	; 0x44
 8003c72:	f000 fe54 	bl	800491e <HAL_NVIC_EnableIRQ>

	  /* Configure the DMA stream */
	  HAL_DMA_Init(hdcmi->DMA_Handle);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f001 f9dc 	bl	8005038 <HAL_DMA_Init>
}
 8003c80:	bf00      	nop
 8003c82:	3738      	adds	r7, #56	; 0x38
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	48001000 	.word	0x48001000
 8003c90:	48001c00 	.word	0x48001c00
 8003c94:	48002000 	.word	0x48002000
 8003c98:	20000b2c 	.word	0x20000b2c
 8003c9c:	4002046c 	.word	0x4002046c

08003ca0 <HAL_DCMI_LineEventCallback>:
  * @brief  Line event callback
  * @param  hdcmi  pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_LineEventCallback(0);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f000 f825 	bl	8003cf8 <BSP_CAMERA_LineEventCallback>
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_DCMI_FrameEventCallback>:
  * @brief  Frame event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_FrameEventCallback(0);
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	f000 f824 	bl	8003d0c <BSP_CAMERA_FrameEventCallback>
}
 8003cc4:	bf00      	nop
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_DCMI_VsyncEventCallback>:
  * @brief  Vsync event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_VsyncEventCallback(0);
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f000 f823 	bl	8003d20 <BSP_CAMERA_VsyncEventCallback>
}
 8003cda:	bf00      	nop
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_DCMI_ErrorCallback>:
  * @brief  Error callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b082      	sub	sp, #8
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_ErrorCallback(0);
 8003cea:	2000      	movs	r0, #0
 8003cec:	f000 f822 	bl	8003d34 <BSP_CAMERA_ErrorCallback>
}
 8003cf0:	bf00      	nop
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <BSP_CAMERA_LineEventCallback>:
  * @brief  Line Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_LineEventCallback(uint32_t Instance)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <BSP_CAMERA_FrameEventCallback>:
  * @brief  Frame Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_FrameEventCallback(uint32_t Instance)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <BSP_CAMERA_VsyncEventCallback>:
  * @brief  Vsync Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_VsyncEventCallback(uint32_t Instance)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <BSP_CAMERA_ErrorCallback>:
  * @brief  Error callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_ErrorCallback(uint32_t Instance)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <OV5640_Probe>:
/**
  * @brief  Register Bus IOs if component ID is OK
  * @retval error status
  */
static int32_t OV5640_Probe(uint32_t Resolution, uint32_t PixelFormat)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b08a      	sub	sp, #40	; 0x28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
   int32_t ret;
  OV5640_IO_t              IOCtx;
  static OV5640_Object_t   OV5640Obj;

  /* Configure the audio driver */
  IOCtx.Address     = CAMERA_OV5640_ADDRESS;  // ok
 8003d52:	2378      	movs	r3, #120	; 0x78
 8003d54:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C2_Init;
 8003d56:	4b2b      	ldr	r3, [pc, #172]	; (8003e04 <OV5640_Probe+0xbc>)
 8003d58:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 8003d5a:	4b2b      	ldr	r3, [pc, #172]	; (8003e08 <OV5640_Probe+0xc0>)
 8003d5c:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg16;
 8003d5e:	4b2b      	ldr	r3, [pc, #172]	; (8003e0c <OV5640_Probe+0xc4>)
 8003d60:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C2_WriteReg16;
 8003d62:	4b2b      	ldr	r3, [pc, #172]	; (8003e10 <OV5640_Probe+0xc8>)
 8003d64:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 8003d66:	4b2b      	ldr	r3, [pc, #172]	; (8003e14 <OV5640_Probe+0xcc>)
 8003d68:	623b      	str	r3, [r7, #32]

  if(OV5640_RegisterBusIO (&OV5640Obj, &IOCtx) != OV5640_OK)
 8003d6a:	f107 030c 	add.w	r3, r7, #12
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4829      	ldr	r0, [pc, #164]	; (8003e18 <OV5640_Probe+0xd0>)
 8003d72:	f7fd fc5d 	bl	8001630 <OV5640_RegisterBusIO>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <OV5640_Probe+0x3c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003d7c:	f06f 0304 	mvn.w	r3, #4
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
 8003d82:	e03a      	b.n	8003dfa <OV5640_Probe+0xb2>
  }
  else if(OV5640_ReadID(&OV5640Obj, &CameraId) != OV5640_OK)
 8003d84:	4925      	ldr	r1, [pc, #148]	; (8003e1c <OV5640_Probe+0xd4>)
 8003d86:	4824      	ldr	r0, [pc, #144]	; (8003e18 <OV5640_Probe+0xd0>)
 8003d88:	f7fe f8a6 	bl	8001ed8 <OV5640_ReadID>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <OV5640_Probe+0x52>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003d92:	f06f 0304 	mvn.w	r3, #4
 8003d96:	627b      	str	r3, [r7, #36]	; 0x24
 8003d98:	e02f      	b.n	8003dfa <OV5640_Probe+0xb2>
  }
  else
  {
    if(CameraId != OV5640_ID)
 8003d9a:	4b20      	ldr	r3, [pc, #128]	; (8003e1c <OV5640_Probe+0xd4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f245 6240 	movw	r2, #22080	; 0x5640
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d003      	beq.n	8003dae <OV5640_Probe+0x66>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8003da6:	f06f 0306 	mvn.w	r3, #6
 8003daa:	627b      	str	r3, [r7, #36]	; 0x24
 8003dac:	e025      	b.n	8003dfa <OV5640_Probe+0xb2>
    }
    else
    {
      Camera_Drv = (CAMERA_Drv_t *) &OV5640_CAMERA_Driver;
 8003dae:	4b1c      	ldr	r3, [pc, #112]	; (8003e20 <OV5640_Probe+0xd8>)
 8003db0:	4a1c      	ldr	r2, [pc, #112]	; (8003e24 <OV5640_Probe+0xdc>)
 8003db2:	601a      	str	r2, [r3, #0]
      Camera_CompObj = &OV5640Obj;
 8003db4:	4b1c      	ldr	r3, [pc, #112]	; (8003e28 <OV5640_Probe+0xe0>)
 8003db6:	4a18      	ldr	r2, [pc, #96]	; (8003e18 <OV5640_Probe+0xd0>)
 8003db8:	601a      	str	r2, [r3, #0]
      if(Camera_Drv->Init(Camera_CompObj, Resolution, PixelFormat) != OV5640_OK)
 8003dba:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <OV5640_Probe+0xd8>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a19      	ldr	r2, [pc, #100]	; (8003e28 <OV5640_Probe+0xe0>)
 8003dc2:	6810      	ldr	r0, [r2, #0]
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4798      	blx	r3
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <OV5640_Probe+0x90>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8003dd0:	f06f 0304 	mvn.w	r3, #4
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd6:	e010      	b.n	8003dfa <OV5640_Probe+0xb2>
      }
      else if(Camera_Drv->GetCapabilities(Camera_CompObj, &Camera_Cap) != OV5640_OK)
 8003dd8:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <OV5640_Probe+0xd8>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	4a12      	ldr	r2, [pc, #72]	; (8003e28 <OV5640_Probe+0xe0>)
 8003de0:	6812      	ldr	r2, [r2, #0]
 8003de2:	4912      	ldr	r1, [pc, #72]	; (8003e2c <OV5640_Probe+0xe4>)
 8003de4:	4610      	mov	r0, r2
 8003de6:	4798      	blx	r3
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <OV5640_Probe+0xae>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8003dee:	f06f 0304 	mvn.w	r3, #4
 8003df2:	627b      	str	r3, [r7, #36]	; 0x24
 8003df4:	e001      	b.n	8003dfa <OV5640_Probe+0xb2>
      }
      else
      {

        ret = BSP_ERROR_NONE;
 8003df6:	2300      	movs	r3, #0
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ret;
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3728      	adds	r7, #40	; 0x28
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	08002f85 	.word	0x08002f85
 8003e08:	08002ff9 	.word	0x08002ff9
 8003e0c:	08003121 	.word	0x08003121
 8003e10:	080030c5 	.word	0x080030c5
 8003e14:	0800317d 	.word	0x0800317d
 8003e18:	20000b74 	.word	0x20000b74
 8003e1c:	20000b28 	.word	0x20000b28
 8003e20:	20000af8 	.word	0x20000af8
 8003e24:	20000078 	.word	0x20000078
 8003e28:	20000af4 	.word	0x20000af4
 8003e2c:	20000afc 	.word	0x20000afc

08003e30 <BSP_ErrorHandler>:
/**
  * @}
  */

__weak void BSP_ErrorHandler(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  while (1);
 8003e34:	e7fe      	b.n	8003e34 <BSP_ErrorHandler+0x4>
	...

08003e38 <BSP_LED_Init>:
  *     @arg LED1
  *     @arg LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  if (Led == LED2)
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d124      	bne.n	8003e92 <BSP_LED_Init+0x5a>
  {
    /* Enable the GPIO_LED clock */
    LED2_GPIO_CLK_ENABLE();
 8003e48:	4b1f      	ldr	r3, [pc, #124]	; (8003ec8 <BSP_LED_Init+0x90>)
 8003e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4c:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <BSP_LED_Init+0x90>)
 8003e4e:	f043 0302 	orr.w	r3, r3, #2
 8003e52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e54:	4b1c      	ldr	r3, [pc, #112]	; (8003ec8 <BSP_LED_Init+0x90>)
 8003e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]

    /* Configure the GPIO_LED pin */
    GPIO_InitStructure.Pin = LED_PIN[Led];
 8003e60:	79fb      	ldrb	r3, [r7, #7]
 8003e62:	4a1a      	ldr	r2, [pc, #104]	; (8003ecc <BSP_LED_Init+0x94>)
 8003e64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e72:	2303      	movs	r3, #3
 8003e74:	61bb      	str	r3, [r7, #24]

    HAL_GPIO_Init(LED2_GPIO_PORT, &GPIO_InitStructure);
 8003e76:	f107 030c 	add.w	r3, r7, #12
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4814      	ldr	r0, [pc, #80]	; (8003ed0 <BSP_LED_Init+0x98>)
 8003e7e:	f001 fb65 	bl	800554c <HAL_GPIO_Init>
    /* By default, turn off LED */
    HAL_GPIO_WritePin(LED2_GPIO_PORT, GPIO_InitStructure.Pin, GPIO_PIN_SET);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	2201      	movs	r2, #1
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4811      	ldr	r0, [pc, #68]	; (8003ed0 <BSP_LED_Init+0x98>)
 8003e8c:	f001 fde2 	bl	8005a54 <HAL_GPIO_WritePin>

    /* By default, turn off LED */
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
  }

}
 8003e90:	e016      	b.n	8003ec0 <BSP_LED_Init+0x88>
    if (BSP_IO_Init() == IO_ERROR)
 8003e92:	f000 fb15 	bl	80044c0 <BSP_IO_Init>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d101      	bne.n	8003ea0 <BSP_LED_Init+0x68>
      BSP_ErrorHandler();
 8003e9c:	f7ff ffc8 	bl	8003e30 <BSP_ErrorHandler>
    BSP_IO_ConfigPin(LED_PIN[Led], IO_MODE_OUTPUT);
 8003ea0:	79fb      	ldrb	r3, [r7, #7]
 8003ea2:	4a0a      	ldr	r2, [pc, #40]	; (8003ecc <BSP_LED_Init+0x94>)
 8003ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ea8:	2101      	movs	r1, #1
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 fb4c 	bl	8004548 <BSP_IO_ConfigPin>
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_SET);
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	4a06      	ldr	r2, [pc, #24]	; (8003ecc <BSP_LED_Init+0x94>)
 8003eb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eb8:	2101      	movs	r1, #1
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fb60 	bl	8004580 <BSP_IO_WritePin>
}
 8003ec0:	bf00      	nop
 8003ec2:	3720      	adds	r7, #32
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	08009544 	.word	0x08009544
 8003ed0:	48000400 	.word	0x48000400

08003ed4 <BSP_LED_On>:
  *     @arg LED1
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	71fb      	strb	r3, [r7, #7]
  if (Led == LED2)
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d109      	bne.n	8003ef8 <BSP_LED_On+0x24>
  {
    HAL_GPIO_WritePin(LED2_GPIO_PORT, LED_PIN[Led], GPIO_PIN_RESET);
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	4a0a      	ldr	r2, [pc, #40]	; (8003f10 <BSP_LED_On+0x3c>)
 8003ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eec:	2200      	movs	r2, #0
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4808      	ldr	r0, [pc, #32]	; (8003f14 <BSP_LED_On+0x40>)
 8003ef2:	f001 fdaf 	bl	8005a54 <HAL_GPIO_WritePin>
  }
  else
  {
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_RESET);
  }
}
 8003ef6:	e007      	b.n	8003f08 <BSP_LED_On+0x34>
    BSP_IO_WritePin(LED_PIN[Led], GPIO_PIN_RESET);
 8003ef8:	79fb      	ldrb	r3, [r7, #7]
 8003efa:	4a05      	ldr	r2, [pc, #20]	; (8003f10 <BSP_LED_On+0x3c>)
 8003efc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f00:	2100      	movs	r1, #0
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 fb3c 	bl	8004580 <BSP_IO_WritePin>
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	08009544 	.word	0x08009544
 8003f14:	48000400 	.word	0x48000400

08003f18 <I2C2_Init>:
/**
  * @brief Discovery I2C2 Bus initialization
  * @retval None
  */
void I2C2_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) == HAL_I2C_STATE_RESET)
 8003f1c:	4812      	ldr	r0, [pc, #72]	; (8003f68 <I2C2_Init+0x50>)
 8003f1e:	f002 f9b8 	bl	8006292 <HAL_I2C_GetState>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d11d      	bne.n	8003f64 <I2C2_Init+0x4c>
  {
    I2c2Handle.Instance              = DISCOVERY_I2C2;
 8003f28:	4b0f      	ldr	r3, [pc, #60]	; (8003f68 <I2C2_Init+0x50>)
 8003f2a:	4a10      	ldr	r2, [pc, #64]	; (8003f6c <I2C2_Init+0x54>)
 8003f2c:	601a      	str	r2, [r3, #0]
    I2c2Handle.Init.Timing           = DISCOVERY_I2C2_TIMING;
 8003f2e:	4b0e      	ldr	r3, [pc, #56]	; (8003f68 <I2C2_Init+0x50>)
 8003f30:	4a0f      	ldr	r2, [pc, #60]	; (8003f70 <I2C2_Init+0x58>)
 8003f32:	605a      	str	r2, [r3, #4]
    I2c2Handle.Init.OwnAddress1      = 0x70;
 8003f34:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <I2C2_Init+0x50>)
 8003f36:	2270      	movs	r2, #112	; 0x70
 8003f38:	609a      	str	r2, [r3, #8]
    I2c2Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003f3a:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <I2C2_Init+0x50>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	60da      	str	r2, [r3, #12]
    I2c2Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <I2C2_Init+0x50>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	611a      	str	r2, [r3, #16]
    I2c2Handle.Init.OwnAddress2      = 0xFF;
 8003f46:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <I2C2_Init+0x50>)
 8003f48:	22ff      	movs	r2, #255	; 0xff
 8003f4a:	615a      	str	r2, [r3, #20]
    I2c2Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003f4c:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <I2C2_Init+0x50>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	61da      	str	r2, [r3, #28]
    I2c2Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003f52:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <I2C2_Init+0x50>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C2_MspInit(&I2c2Handle);
 8003f58:	4803      	ldr	r0, [pc, #12]	; (8003f68 <I2C2_Init+0x50>)
 8003f5a:	f000 f80b 	bl	8003f74 <I2C2_MspInit>
    HAL_I2C_Init(&I2c2Handle);
 8003f5e:	4802      	ldr	r0, [pc, #8]	; (8003f68 <I2C2_Init+0x50>)
 8003f60:	f001 fd90 	bl	8005a84 <HAL_I2C_Init>
  }
}
 8003f64:	bf00      	nop
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20000b9c 	.word	0x20000b9c
 8003f6c:	40005800 	.word	0x40005800
 8003f70:	40403e5d 	.word	0x40403e5d

08003f74 <I2C2_MspInit>:
  * @brief Discovery I2C2 MSP Initialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b0ae      	sub	sp, #184	; 0xb8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  if (hi2c->Instance == DISCOVERY_I2C2)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a37      	ldr	r2, [pc, #220]	; (8004060 <I2C2_MspInit+0xec>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d168      	bne.n	8004058 <I2C2_MspInit+0xe4>
  {
    /*##-1- Configure the Discovery I2C2 clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003f86:	2380      	movs	r3, #128	; 0x80
 8003f88:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 8003f8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f8e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8003f90:	f107 0318 	add.w	r3, r7, #24
 8003f94:	4618      	mov	r0, r3
 8003f96:	f003 fba9 	bl	80076ec <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8003f9a:	4b32      	ldr	r3, [pc, #200]	; (8004064 <I2C2_MspInit+0xf0>)
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9e:	4a31      	ldr	r2, [pc, #196]	; (8004064 <I2C2_MspInit+0xf0>)
 8003fa0:	f043 0302 	orr.w	r3, r3, #2
 8003fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fa6:	4b2f      	ldr	r3, [pc, #188]	; (8004064 <I2C2_MspInit+0xf0>)
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 8003fb2:	4b2c      	ldr	r3, [pc, #176]	; (8004064 <I2C2_MspInit+0xf0>)
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fb6:	4a2b      	ldr	r2, [pc, #172]	; (8004064 <I2C2_MspInit+0xf0>)
 8003fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fbe:	4b29      	ldr	r3, [pc, #164]	; (8004064 <I2C2_MspInit+0xf0>)
 8003fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SCL_PIN;
 8003fca:	2310      	movs	r3, #16
 8003fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 8003fd0:	2312      	movs	r3, #18
 8003fd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = /*GPIO_NOPULL*/ GPIO_PULLUP;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = /*GPIO_SPEED_MEDIUM*/ GPIO_SPEED_FREQ_VERY_HIGH;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 8003fe2:	2304      	movs	r3, #4
 8003fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStructure);
 8003fe8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003fec:	4619      	mov	r1, r3
 8003fee:	481e      	ldr	r0, [pc, #120]	; (8004068 <I2C2_MspInit+0xf4>)
 8003ff0:	f001 faac 	bl	800554c <HAL_GPIO_Init>
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SDA_PIN;
 8003ff4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ff8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(DISCOVERY_I2C2_SDA_GPIO_PORT, &GPIO_InitStructure);
 8003ffc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004000:	4619      	mov	r1, r3
 8004002:	481a      	ldr	r0, [pc, #104]	; (800406c <I2C2_MspInit+0xf8>)
 8004004:	f001 faa2 	bl	800554c <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C2 peripheral #############################*/
    /* Enable Discovery_I2C2 clock */
    DISCOVERY_I2C2_CLK_ENABLE();
 8004008:	4b16      	ldr	r3, [pc, #88]	; (8004064 <I2C2_MspInit+0xf0>)
 800400a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400c:	4a15      	ldr	r2, [pc, #84]	; (8004064 <I2C2_MspInit+0xf0>)
 800400e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004012:	6593      	str	r3, [r2, #88]	; 0x58
 8004014:	4b13      	ldr	r3, [pc, #76]	; (8004064 <I2C2_MspInit+0xf0>)
 8004016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004018:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C2_FORCE_RESET();
 8004020:	4b10      	ldr	r3, [pc, #64]	; (8004064 <I2C2_MspInit+0xf0>)
 8004022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004024:	4a0f      	ldr	r2, [pc, #60]	; (8004064 <I2C2_MspInit+0xf0>)
 8004026:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800402a:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 800402c:	4b0d      	ldr	r3, [pc, #52]	; (8004064 <I2C2_MspInit+0xf0>)
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	4a0c      	ldr	r2, [pc, #48]	; (8004064 <I2C2_MspInit+0xf0>)
 8004032:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004036:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_EV_IRQn, 0x00, 0);
 8004038:	2200      	movs	r2, #0
 800403a:	2100      	movs	r1, #0
 800403c:	2021      	movs	r0, #33	; 0x21
 800403e:	f000 fc52 	bl	80048e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_EV_IRQn);
 8004042:	2021      	movs	r0, #33	; 0x21
 8004044:	f000 fc6b 	bl	800491e <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_ER_IRQn, 0x00, 0);
 8004048:	2200      	movs	r2, #0
 800404a:	2100      	movs	r1, #0
 800404c:	2022      	movs	r0, #34	; 0x22
 800404e:	f000 fc4a 	bl	80048e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8004052:	2022      	movs	r0, #34	; 0x22
 8004054:	f000 fc63 	bl	800491e <HAL_NVIC_EnableIRQ>
  }
}
 8004058:	bf00      	nop
 800405a:	37b8      	adds	r7, #184	; 0xb8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40005800 	.word	0x40005800
 8004064:	40021000 	.word	0x40021000
 8004068:	48001c00 	.word	0x48001c00
 800406c:	48000400 	.word	0x48000400

08004070 <I2C2_DeInit>:
/**
  * @brief Discovery I2C2 Bus Deinitialization
  * @retval None
  */
void I2C2_DeInit(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) != HAL_I2C_STATE_RESET)
 8004074:	4806      	ldr	r0, [pc, #24]	; (8004090 <I2C2_DeInit+0x20>)
 8004076:	f002 f90c 	bl	8006292 <HAL_I2C_GetState>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <I2C2_DeInit+0x1c>
  {
    /* DeInit the I2C */
    HAL_I2C_DeInit(&I2c2Handle);
 8004080:	4803      	ldr	r0, [pc, #12]	; (8004090 <I2C2_DeInit+0x20>)
 8004082:	f001 fd8e 	bl	8005ba2 <HAL_I2C_DeInit>
    I2C2_MspDeInit(&I2c2Handle);
 8004086:	4802      	ldr	r0, [pc, #8]	; (8004090 <I2C2_DeInit+0x20>)
 8004088:	f000 f804 	bl	8004094 <I2C2_MspDeInit>
  }
}
 800408c:	bf00      	nop
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20000b9c 	.word	0x20000b9c

08004094 <I2C2_MspDeInit>:
  * @brief Discovery I2C2 MSP DeInitialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a1f      	ldr	r2, [pc, #124]	; (8004120 <I2C2_MspDeInit+0x8c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d138      	bne.n	8004118 <I2C2_MspDeInit+0x84>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 80040a6:	4b1f      	ldr	r3, [pc, #124]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040aa:	4a1e      	ldr	r2, [pc, #120]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040ac:	f043 0302 	orr.w	r3, r3, #2
 80040b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040b2:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 80040be:	4b19      	ldr	r3, [pc, #100]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c2:	4a18      	ldr	r2, [pc, #96]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040ca:	4b16      	ldr	r3, [pc, #88]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]

    /* Configure I2C Rx/Tx as alternate function  */
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SCL_GPIO_PORT, DISCOVERY_I2C2_SCL_PIN);
 80040d6:	2110      	movs	r1, #16
 80040d8:	4813      	ldr	r0, [pc, #76]	; (8004128 <I2C2_MspDeInit+0x94>)
 80040da:	f001 fbc9 	bl	8005870 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SDA_GPIO_PORT,  DISCOVERY_I2C2_SDA_PIN);
 80040de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040e2:	4812      	ldr	r0, [pc, #72]	; (800412c <I2C2_MspDeInit+0x98>)
 80040e4:	f001 fbc4 	bl	8005870 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C2 peripheral ############################*/
    /* Force and release I2C Peripheral */
    DISCOVERY_I2C2_FORCE_RESET();
 80040e8:	4b0e      	ldr	r3, [pc, #56]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	4a0d      	ldr	r2, [pc, #52]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040f2:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 80040f4:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f8:	4a0a      	ldr	r2, [pc, #40]	; (8004124 <I2C2_MspDeInit+0x90>)
 80040fa:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80040fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C2 clock */
    DISCOVERY_I2C2_CLK_DISABLE();
 8004100:	4b08      	ldr	r3, [pc, #32]	; (8004124 <I2C2_MspDeInit+0x90>)
 8004102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004104:	4a07      	ldr	r2, [pc, #28]	; (8004124 <I2C2_MspDeInit+0x90>)
 8004106:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800410a:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C2 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_EV_IRQn);
 800410c:	2021      	movs	r0, #33	; 0x21
 800410e:	f000 fc14 	bl	800493a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8004112:	2022      	movs	r0, #34	; 0x22
 8004114:	f000 fc11 	bl	800493a <HAL_NVIC_DisableIRQ>
  }
}
 8004118:	bf00      	nop
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40005800 	.word	0x40005800
 8004124:	40021000 	.word	0x40021000
 8004128:	48001c00 	.word	0x48001c00
 800412c:	48000400 	.word	0x48000400

08004130 <I2C2_WriteData>:
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @param  Value: The target register value to be written
  * @retval None
  */
static void I2C2_WriteData(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t Value)
{
 8004130:	b590      	push	{r4, r7, lr}
 8004132:	b089      	sub	sp, #36	; 0x24
 8004134:	af04      	add	r7, sp, #16
 8004136:	4604      	mov	r4, r0
 8004138:	4608      	mov	r0, r1
 800413a:	4611      	mov	r1, r2
 800413c:	461a      	mov	r2, r3
 800413e:	4623      	mov	r3, r4
 8004140:	80fb      	strh	r3, [r7, #6]
 8004142:	4603      	mov	r3, r0
 8004144:	80bb      	strh	r3, [r7, #4]
 8004146:	460b      	mov	r3, r1
 8004148:	807b      	strh	r3, [r7, #2]
 800414a:	4613      	mov	r3, r2
 800414c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	73fb      	strb	r3, [r7, #15]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004152:	b672      	cpsid	i
}
 8004154:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, &Value, 1, I2c2Timeout);
 8004156:	4b0d      	ldr	r3, [pc, #52]	; (800418c <I2C2_WriteData+0x5c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	8878      	ldrh	r0, [r7, #2]
 800415c:	88ba      	ldrh	r2, [r7, #4]
 800415e:	88f9      	ldrh	r1, [r7, #6]
 8004160:	9302      	str	r3, [sp, #8]
 8004162:	2301      	movs	r3, #1
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	1c7b      	adds	r3, r7, #1
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	4603      	mov	r3, r0
 800416c:	4808      	ldr	r0, [pc, #32]	; (8004190 <I2C2_WriteData+0x60>)
 800416e:	f001 fd5b 	bl	8005c28 <HAL_I2C_Mem_Write>
 8004172:	4603      	mov	r3, r0
 8004174:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004176:	b662      	cpsie	i
}
 8004178:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 800417a:	7bfb      	ldrb	r3, [r7, #15]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <I2C2_WriteData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004180:	f000 f890 	bl	80042a4 <I2C2_Error>
  }
}
 8004184:	bf00      	nop
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	bd90      	pop	{r4, r7, pc}
 800418c:	200000bc 	.word	0x200000bc
 8004190:	20000b9c 	.word	0x20000b9c

08004194 <I2C2_ReadData>:
  * @param  Reg: The target register address to read
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @retval read register value
  */
static uint8_t I2C2_ReadData(uint16_t Addr, uint16_t Reg, uint16_t RegSize)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af04      	add	r7, sp, #16
 800419a:	4603      	mov	r3, r0
 800419c:	80fb      	strh	r3, [r7, #6]
 800419e:	460b      	mov	r3, r1
 80041a0:	80bb      	strh	r3, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80041ae:	b672      	cpsid	i
}
 80041b0:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, Reg, RegSize, &value, 1, I2c2Timeout);
 80041b2:	4b10      	ldr	r3, [pc, #64]	; (80041f4 <I2C2_ReadData+0x60>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	8878      	ldrh	r0, [r7, #2]
 80041b8:	88ba      	ldrh	r2, [r7, #4]
 80041ba:	88f9      	ldrh	r1, [r7, #6]
 80041bc:	9302      	str	r3, [sp, #8]
 80041be:	2301      	movs	r3, #1
 80041c0:	9301      	str	r3, [sp, #4]
 80041c2:	f107 030e 	add.w	r3, r7, #14
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	4603      	mov	r3, r0
 80041ca:	480b      	ldr	r0, [pc, #44]	; (80041f8 <I2C2_ReadData+0x64>)
 80041cc:	f001 fe40 	bl	8005e50 <HAL_I2C_Mem_Read>
 80041d0:	4603      	mov	r3, r0
 80041d2:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 80041d4:	b662      	cpsie	i
}
 80041d6:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d004      	beq.n	80041e8 <I2C2_ReadData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 80041de:	f000 f861 	bl	80042a4 <I2C2_Error>
    HAL_Delay(200);
 80041e2:	20c8      	movs	r0, #200	; 0xc8
 80041e4:	f000 fa5c 	bl	80046a0 <HAL_Delay>
  }

  return value;
 80041e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	200000bc 	.word	0x200000bc
 80041f8:	20000b9c 	.word	0x20000b9c

080041fc <I2C2_isDeviceReady>:

static uint8_t I2C2_isDeviceReady(uint16_t Addr, uint32_t trial)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	6039      	str	r1, [r7, #0]
 8004206:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004208:	2300      	movs	r3, #0
 800420a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 800420c:	2300      	movs	r3, #0
 800420e:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8004210:	b672      	cpsid	i
}
 8004212:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_IsDeviceReady(&I2c2Handle, Addr, trial, 50);
 8004214:	88f9      	ldrh	r1, [r7, #6]
 8004216:	2332      	movs	r3, #50	; 0x32
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	480a      	ldr	r0, [pc, #40]	; (8004244 <I2C2_isDeviceReady+0x48>)
 800421c:	f001 ff32 	bl	8006084 <HAL_I2C_IsDeviceReady>
 8004220:	4603      	mov	r3, r0
 8004222:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004224:	b662      	cpsie	i
}
 8004226:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d004      	beq.n	8004238 <I2C2_isDeviceReady+0x3c>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800422e:	f000 f839 	bl	80042a4 <I2C2_Error>
    HAL_Delay(200);
 8004232:	20c8      	movs	r0, #200	; 0xc8
 8004234:	f000 fa34 	bl	80046a0 <HAL_Delay>
  }

  return value;
 8004238:	7bbb      	ldrb	r3, [r7, #14]
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20000b9c 	.word	0x20000b9c

08004248 <I2C2_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C2_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b08a      	sub	sp, #40	; 0x28
 800424c:	af04      	add	r7, sp, #16
 800424e:	607b      	str	r3, [r7, #4]
 8004250:	4603      	mov	r3, r0
 8004252:	81fb      	strh	r3, [r7, #14]
 8004254:	460b      	mov	r3, r1
 8004256:	81bb      	strh	r3, [r7, #12]
 8004258:	4613      	mov	r3, r2
 800425a:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 8004260:	b672      	cpsid	i
}
 8004262:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8004264:	4b0d      	ldr	r3, [pc, #52]	; (800429c <I2C2_ReadBuffer+0x54>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	8978      	ldrh	r0, [r7, #10]
 800426a:	89ba      	ldrh	r2, [r7, #12]
 800426c:	89f9      	ldrh	r1, [r7, #14]
 800426e:	9302      	str	r3, [sp, #8]
 8004270:	8c3b      	ldrh	r3, [r7, #32]
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	4603      	mov	r3, r0
 800427a:	4809      	ldr	r0, [pc, #36]	; (80042a0 <I2C2_ReadBuffer+0x58>)
 800427c:	f001 fde8 	bl	8005e50 <HAL_I2C_Mem_Read>
 8004280:	4603      	mov	r3, r0
 8004282:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8004284:	b662      	cpsie	i
}
 8004286:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004288:	7dfb      	ldrb	r3, [r7, #23]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <I2C2_ReadBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800428e:	f000 f809 	bl	80042a4 <I2C2_Error>
  }

  return status;
 8004292:	7dfb      	ldrb	r3, [r7, #23]
}
 8004294:	4618      	mov	r0, r3
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	200000bc 	.word	0x200000bc
 80042a0:	20000b9c 	.word	0x20000b9c

080042a4 <I2C2_Error>:
/**
  * @brief Discovery I2C2 error treatment function
  * @retval None
  */
static void I2C2_Error(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  BSP_ErrorHandler();
 80042a8:	f7ff fdc2 	bl	8003e30 <BSP_ErrorHandler>

  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c2Handle);
 80042ac:	4803      	ldr	r0, [pc, #12]	; (80042bc <I2C2_Error+0x18>)
 80042ae:	f001 fc78 	bl	8005ba2 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C2_Init();
 80042b2:	f7ff fe31 	bl	8003f18 <I2C2_Init>
}
 80042b6:	bf00      	nop
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000b9c 	.word	0x20000b9c

080042c0 <MFX_IO_Init>:
/**
  * @brief  Initializes MFX low level.
  * @retval None
  */
void MFX_IO_Init(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* I2C2 init */
  I2C2_Init();
 80042c4:	f7ff fe28 	bl	8003f18 <I2C2_Init>

  /* Wait for device ready */
  if (I2C2_isDeviceReady(IO1_I2C_ADDRESS, 4) != HAL_OK)
 80042c8:	2104      	movs	r1, #4
 80042ca:	2084      	movs	r0, #132	; 0x84
 80042cc:	f7ff ff96 	bl	80041fc <I2C2_isDeviceReady>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <MFX_IO_Init+0x1a>
  {
    BSP_ErrorHandler();
 80042d6:	f7ff fdab 	bl	8003e30 <BSP_ErrorHandler>
  }
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
	...

080042e0 <MFX_IO_DeInit>:
/**
  * @brief  Deinitializes MFX low level.
  * @retval None
  */
void MFX_IO_DeInit(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 80042e6:	4b19      	ldr	r3, [pc, #100]	; (800434c <MFX_IO_DeInit+0x6c>)
 80042e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ea:	4a18      	ldr	r2, [pc, #96]	; (800434c <MFX_IO_DeInit+0x6c>)
 80042ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042f2:	4b16      	ldr	r3, [pc, #88]	; (800434c <MFX_IO_DeInit+0x6c>)
 80042f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042fa:	60bb      	str	r3, [r7, #8]
 80042fc:	68bb      	ldr	r3, [r7, #8]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 80042fe:	2340      	movs	r3, #64	; 0x40
 8004300:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004302:	2301      	movs	r3, #1
 8004304:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004306:	2300      	movs	r3, #0
 8004308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 800430a:	2302      	movs	r3, #2
 800430c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 800430e:	f107 030c 	add.w	r3, r7, #12
 8004312:	4619      	mov	r1, r3
 8004314:	480e      	ldr	r0, [pc, #56]	; (8004350 <MFX_IO_DeInit+0x70>)
 8004316:	f001 f919 	bl	800554c <HAL_GPIO_Init>

  /* DeInit interrupt pin : disable IRQ before to avoid spurious interrupt */
  HAL_NVIC_DisableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 800431a:	2017      	movs	r0, #23
 800431c:	f000 fb0d 	bl	800493a <HAL_NVIC_DisableIRQ>
  MFX_INT_GPIO_CLK_ENABLE();
 8004320:	4b0a      	ldr	r3, [pc, #40]	; (800434c <MFX_IO_DeInit+0x6c>)
 8004322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004324:	4a09      	ldr	r2, [pc, #36]	; (800434c <MFX_IO_DeInit+0x6c>)
 8004326:	f043 0304 	orr.w	r3, r3, #4
 800432a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800432c:	4b07      	ldr	r3, [pc, #28]	; (800434c <MFX_IO_DeInit+0x6c>)
 800432e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	607b      	str	r3, [r7, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_DeInit(MFX_INT_GPIO_PORT, MFX_INT_PIN);
 8004338:	2120      	movs	r1, #32
 800433a:	4806      	ldr	r0, [pc, #24]	; (8004354 <MFX_IO_DeInit+0x74>)
 800433c:	f001 fa98 	bl	8005870 <HAL_GPIO_DeInit>

  /* I2C2 Deinit */
  I2C2_DeInit();
 8004340:	f7ff fe96 	bl	8004070 <I2C2_DeInit>
}
 8004344:	bf00      	nop
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000
 8004350:	48001c00 	.word	0x48001c00
 8004354:	48000800 	.word	0x48000800

08004358 <MFX_IO_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void MFX_IO_ITConfig(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO clock */
  MFX_INT_GPIO_CLK_ENABLE();
 800435e:	4b13      	ldr	r3, [pc, #76]	; (80043ac <MFX_IO_ITConfig+0x54>)
 8004360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004362:	4a12      	ldr	r2, [pc, #72]	; (80043ac <MFX_IO_ITConfig+0x54>)
 8004364:	f043 0304 	orr.w	r3, r3, #4
 8004368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800436a:	4b10      	ldr	r3, [pc, #64]	; (80043ac <MFX_IO_ITConfig+0x54>)
 800436c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800436e:	f003 0304 	and.w	r3, r3, #4
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	683b      	ldr	r3, [r7, #0]

  /* MFX_OUT_IRQ (normally used for EXTI_WKUP) */
  GPIO_InitStruct.Pin   = MFX_INT_PIN;
 8004376:	2320      	movs	r3, #32
 8004378:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437e:	2300      	movs	r3, #0
 8004380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 8004382:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004386:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(MFX_INT_GPIO_PORT, &GPIO_InitStruct);
 8004388:	1d3b      	adds	r3, r7, #4
 800438a:	4619      	mov	r1, r3
 800438c:	4808      	ldr	r0, [pc, #32]	; (80043b0 <MFX_IO_ITConfig+0x58>)
 800438e:	f001 f8dd 	bl	800554c <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(MFX_INT_EXTI_IRQn), 0x0F, 0x0F);
 8004392:	220f      	movs	r2, #15
 8004394:	210f      	movs	r1, #15
 8004396:	2017      	movs	r0, #23
 8004398:	f000 faa5 	bl	80048e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 800439c:	2017      	movs	r0, #23
 800439e:	f000 fabe 	bl	800491e <HAL_NVIC_EnableIRQ>
}
 80043a2:	bf00      	nop
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40021000 	.word	0x40021000
 80043b0:	48000800 	.word	0x48000800

080043b4 <MFX_IO_EnableWakeupPin>:
/**
  * @brief  Configures MFX wke up  pin.
  * @retval None
  */
void MFX_IO_EnableWakeupPin(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 80043ba:	4b0e      	ldr	r3, [pc, #56]	; (80043f4 <MFX_IO_EnableWakeupPin+0x40>)
 80043bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043be:	4a0d      	ldr	r2, [pc, #52]	; (80043f4 <MFX_IO_EnableWakeupPin+0x40>)
 80043c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <MFX_IO_EnableWakeupPin+0x40>)
 80043c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	683b      	ldr	r3, [r7, #0]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 80043d2:	2340      	movs	r3, #64	; 0x40
 80043d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80043d6:	2301      	movs	r3, #1
 80043d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043da:	2302      	movs	r3, #2
 80043dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 80043e2:	1d3b      	adds	r3, r7, #4
 80043e4:	4619      	mov	r1, r3
 80043e6:	4804      	ldr	r0, [pc, #16]	; (80043f8 <MFX_IO_EnableWakeupPin+0x44>)
 80043e8:	f001 f8b0 	bl	800554c <HAL_GPIO_Init>
}
 80043ec:	bf00      	nop
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021000 	.word	0x40021000
 80043f8:	48001c00 	.word	0x48001c00

080043fc <MFX_IO_Wakeup>:
/**
  * @brief  Wakeup MFX.
  * @retval None
  */
void MFX_IO_Wakeup(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	af00      	add	r7, sp, #0
  /* Set Wakeup pin to high to wakeup Idd measurement component from standby mode */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_SET);
 8004400:	2201      	movs	r2, #1
 8004402:	2140      	movs	r1, #64	; 0x40
 8004404:	4806      	ldr	r0, [pc, #24]	; (8004420 <MFX_IO_Wakeup+0x24>)
 8004406:	f001 fb25 	bl	8005a54 <HAL_GPIO_WritePin>

  /* Wait */
  HAL_Delay(1);
 800440a:	2001      	movs	r0, #1
 800440c:	f000 f948 	bl	80046a0 <HAL_Delay>

  /* Set gpio pin basck to low */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_RESET);
 8004410:	2200      	movs	r2, #0
 8004412:	2140      	movs	r1, #64	; 0x40
 8004414:	4802      	ldr	r0, [pc, #8]	; (8004420 <MFX_IO_Wakeup+0x24>)
 8004416:	f001 fb1d 	bl	8005a54 <HAL_GPIO_WritePin>
}
 800441a:	bf00      	nop
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	48001c00 	.word	0x48001c00

08004424 <MFX_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to be written
  * @retval None
  */
void MFX_IO_Write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	80fb      	strh	r3, [r7, #6]
 800442e:	460b      	mov	r3, r1
 8004430:	717b      	strb	r3, [r7, #5]
 8004432:	4613      	mov	r3, r2
 8004434:	713b      	strb	r3, [r7, #4]
  I2C2_WriteData(Addr, Reg, I2C_MEMADD_SIZE_8BIT, Value);
 8004436:	797b      	ldrb	r3, [r7, #5]
 8004438:	b299      	uxth	r1, r3
 800443a:	793b      	ldrb	r3, [r7, #4]
 800443c:	88f8      	ldrh	r0, [r7, #6]
 800443e:	2201      	movs	r2, #1
 8004440:	f7ff fe76 	bl	8004130 <I2C2_WriteData>
}
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <MFX_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */
uint8_t MFX_IO_Read(uint16_t Addr, uint8_t Reg)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	460a      	mov	r2, r1
 8004456:	80fb      	strh	r3, [r7, #6]
 8004458:	4613      	mov	r3, r2
 800445a:	717b      	strb	r3, [r7, #5]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 800445c:	797b      	ldrb	r3, [r7, #5]
 800445e:	b299      	uxth	r1, r3
 8004460:	88fb      	ldrh	r3, [r7, #6]
 8004462:	2201      	movs	r2, #1
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fe95 	bl	8004194 <I2C2_ReadData>
 800446a:	4603      	mov	r3, r0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <MFX_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t MFX_IO_ReadMultiple(uint16_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af02      	add	r7, sp, #8
 800447a:	60ba      	str	r2, [r7, #8]
 800447c:	461a      	mov	r2, r3
 800447e:	4603      	mov	r3, r0
 8004480:	81fb      	strh	r3, [r7, #14]
 8004482:	460b      	mov	r3, r1
 8004484:	737b      	strb	r3, [r7, #13]
 8004486:	4613      	mov	r3, r2
 8004488:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800448a:	7b7b      	ldrb	r3, [r7, #13]
 800448c:	b299      	uxth	r1, r3
 800448e:	89f8      	ldrh	r0, [r7, #14]
 8004490:	88fb      	ldrh	r3, [r7, #6]
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2201      	movs	r2, #1
 8004498:	f7ff fed6 	bl	8004248 <I2C2_ReadBuffer>
 800449c:	4603      	mov	r3, r0
 800449e:	b29b      	uxth	r3, r3
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <MFX_IO_Delay>:
  * @brief  MFX delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void MFX_IO_Delay(uint32_t Delay)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f8f5 	bl	80046a0 <HAL_Delay>
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
	...

080044c0 <BSP_IO_Init>:
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_Init(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
  uint8_t ret = IO_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	71fb      	strb	r3, [r7, #7]
  uint8_t mfxstm32l152_id = 0;
 80044ca:	2300      	movs	r3, #0
 80044cc:	71bb      	strb	r3, [r7, #6]

  if (io1_driver == NULL) /* Checks if MFX initialization has been already done */
 80044ce:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <BSP_IO_Init+0x78>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d128      	bne.n	8004528 <BSP_IO_Init+0x68>
  {
    mfxstm32l152_idd_drv.WakeUp(IO1_I2C_ADDRESS);
 80044d6:	4b19      	ldr	r3, [pc, #100]	; (800453c <BSP_IO_Init+0x7c>)
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	2084      	movs	r0, #132	; 0x84
 80044dc:	4798      	blx	r3

    HAL_Delay(10);
 80044de:	200a      	movs	r0, #10
 80044e0:	f000 f8de 	bl	80046a0 <HAL_Delay>

    /* Read ID and verify the IO expander is ready */
    mfxstm32l152_id = mfxstm32l152_io_drv.ReadID(IO1_I2C_ADDRESS);
 80044e4:	4b16      	ldr	r3, [pc, #88]	; (8004540 <BSP_IO_Init+0x80>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2084      	movs	r0, #132	; 0x84
 80044ea:	4798      	blx	r3
 80044ec:	4603      	mov	r3, r0
 80044ee:	71bb      	strb	r3, [r7, #6]

    if ((mfxstm32l152_id == MFXSTM32L152_ID_1) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 80044f0:	79bb      	ldrb	r3, [r7, #6]
 80044f2:	2b7b      	cmp	r3, #123	; 0x7b
 80044f4:	d002      	beq.n	80044fc <BSP_IO_Init+0x3c>
 80044f6:	79bb      	ldrb	r3, [r7, #6]
 80044f8:	2b79      	cmp	r3, #121	; 0x79
 80044fa:	d117      	bne.n	800452c <BSP_IO_Init+0x6c>
    {
      /* Initialize the MFX */
      io1_driver = &mfxstm32l152_io_drv;
 80044fc:	4b0e      	ldr	r3, [pc, #56]	; (8004538 <BSP_IO_Init+0x78>)
 80044fe:	4a10      	ldr	r2, [pc, #64]	; (8004540 <BSP_IO_Init+0x80>)
 8004500:	601a      	str	r2, [r3, #0]

      /* Initialize the MFX IO driver structure  */
      if (io1_driver->Init != NULL)
 8004502:	4b0d      	ldr	r3, [pc, #52]	; (8004538 <BSP_IO_Init+0x78>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00f      	beq.n	800452c <BSP_IO_Init+0x6c>
      {
        io1_driver->Init(IO1_I2C_ADDRESS);
 800450c:	4b0a      	ldr	r3, [pc, #40]	; (8004538 <BSP_IO_Init+0x78>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2084      	movs	r0, #132	; 0x84
 8004514:	4798      	blx	r3
        io1_driver->Start(IO1_I2C_ADDRESS, IO1_PIN_ALL >> IO1_PIN_OFFSET);
 8004516:	4b08      	ldr	r3, [pc, #32]	; (8004538 <BSP_IO_Init+0x78>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	4909      	ldr	r1, [pc, #36]	; (8004544 <BSP_IO_Init+0x84>)
 800451e:	2084      	movs	r0, #132	; 0x84
 8004520:	4798      	blx	r3

        ret = IO_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	71fb      	strb	r3, [r7, #7]
 8004526:	e001      	b.n	800452c <BSP_IO_Init+0x6c>
      }
    }
  }
  else
  {
    ret = IO_ALREADY_INITIALIZED;
 8004528:	2303      	movs	r3, #3
 800452a:	71fb      	strb	r3, [r7, #7]
  }

  return ret;
 800452c:	79fb      	ldrb	r3, [r7, #7]
}
 800452e:	4618      	mov	r0, r3
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	20000bf0 	.word	0x20000bf0
 800453c:	2000002c 	.word	0x2000002c
 8004540:	20000000 	.word	0x20000000
 8004544:	000301ff 	.word	0x000301ff

08004548 <BSP_IO_ConfigPin>:
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_ConfigPin(uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	460b      	mov	r3, r1
 8004552:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8004554:	2300      	movs	r3, #0
 8004556:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	4b07      	ldr	r3, [pc, #28]	; (8004578 <BSP_IO_ConfigPin+0x30>)
 800455c:	4013      	ands	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]


  /* Configure the selected IO Expander 1 pin(s) mode */
  io1_driver->Config(IO1_I2C_ADDRESS, io1_pin, IO_Mode);
 8004560:	4b06      	ldr	r3, [pc, #24]	; (800457c <BSP_IO_ConfigPin+0x34>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	68f9      	ldr	r1, [r7, #12]
 800456a:	2084      	movs	r0, #132	; 0x84
 800456c:	4798      	blx	r3

  return IO_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	000301ff 	.word	0x000301ff
 800457c:	20000bf0 	.word	0x20000bf0

08004580 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState: New pins state to write
  * @retval None
  */
void BSP_IO_WritePin(uint32_t IO_Pin, uint8_t PinState)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	460b      	mov	r3, r1
 800458a:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	4b07      	ldr	r3, [pc, #28]	; (80045b0 <BSP_IO_WritePin+0x30>)
 8004594:	4013      	ands	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]

  /* Sets the IO Expander 1 selected pins state */
  io1_driver->WritePin(IO1_I2C_ADDRESS, io1_pin, PinState);
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <BSP_IO_WritePin+0x34>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	68f9      	ldr	r1, [r7, #12]
 80045a2:	2084      	movs	r0, #132	; 0x84
 80045a4:	4798      	blx	r3

}
 80045a6:	bf00      	nop
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	000301ff 	.word	0x000301ff
 80045b4:	20000bf0 	.word	0x20000bf0

080045b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045c2:	2003      	movs	r0, #3
 80045c4:	f000 f984 	bl	80048d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80045c8:	2000      	movs	r0, #0
 80045ca:	f000 f80d 	bl	80045e8 <HAL_InitTick>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	71fb      	strb	r3, [r7, #7]
 80045d8:	e001      	b.n	80045de <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80045da:	f004 fc05 	bl	8008de8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80045de:	79fb      	ldrb	r3, [r7, #7]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80045f4:	4b17      	ldr	r3, [pc, #92]	; (8004654 <HAL_InitTick+0x6c>)
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d023      	beq.n	8004644 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80045fc:	4b16      	ldr	r3, [pc, #88]	; (8004658 <HAL_InitTick+0x70>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4b14      	ldr	r3, [pc, #80]	; (8004654 <HAL_InitTick+0x6c>)
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	4619      	mov	r1, r3
 8004606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800460a:	fbb3 f3f1 	udiv	r3, r3, r1
 800460e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f99f 	bl	8004956 <HAL_SYSTICK_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10f      	bne.n	800463e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b0f      	cmp	r3, #15
 8004622:	d809      	bhi.n	8004638 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004624:	2200      	movs	r2, #0
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800462c:	f000 f95b 	bl	80048e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004630:	4a0a      	ldr	r2, [pc, #40]	; (800465c <HAL_InitTick+0x74>)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	e007      	b.n	8004648 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	73fb      	strb	r3, [r7, #15]
 800463c:	e004      	b.n	8004648 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
 8004642:	e001      	b.n	8004648 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004648:	7bfb      	ldrb	r3, [r7, #15]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	200000c4 	.word	0x200000c4
 8004658:	200000c8 	.word	0x200000c8
 800465c:	200000c0 	.word	0x200000c0

08004660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <HAL_IncTick+0x20>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	461a      	mov	r2, r3
 800466a:	4b06      	ldr	r3, [pc, #24]	; (8004684 <HAL_IncTick+0x24>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4413      	add	r3, r2
 8004670:	4a04      	ldr	r2, [pc, #16]	; (8004684 <HAL_IncTick+0x24>)
 8004672:	6013      	str	r3, [r2, #0]
}
 8004674:	bf00      	nop
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	200000c4 	.word	0x200000c4
 8004684:	200264e0 	.word	0x200264e0

08004688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  return uwTick;
 800468c:	4b03      	ldr	r3, [pc, #12]	; (800469c <HAL_GetTick+0x14>)
 800468e:	681b      	ldr	r3, [r3, #0]
}
 8004690:	4618      	mov	r0, r3
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	200264e0 	.word	0x200264e0

080046a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046a8:	f7ff ffee 	bl	8004688 <HAL_GetTick>
 80046ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046b8:	d005      	beq.n	80046c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80046ba:	4b0a      	ldr	r3, [pc, #40]	; (80046e4 <HAL_Delay+0x44>)
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	461a      	mov	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4413      	add	r3, r2
 80046c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046c6:	bf00      	nop
 80046c8:	f7ff ffde 	bl	8004688 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d8f7      	bhi.n	80046c8 <HAL_Delay+0x28>
  {
  }
}
 80046d8:	bf00      	nop
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	200000c4 	.word	0x200000c4

080046e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046f8:	4b0c      	ldr	r3, [pc, #48]	; (800472c <__NVIC_SetPriorityGrouping+0x44>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004704:	4013      	ands	r3, r2
 8004706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800471a:	4a04      	ldr	r2, [pc, #16]	; (800472c <__NVIC_SetPriorityGrouping+0x44>)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	60d3      	str	r3, [r2, #12]
}
 8004720:	bf00      	nop
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	e000ed00 	.word	0xe000ed00

08004730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004734:	4b04      	ldr	r3, [pc, #16]	; (8004748 <__NVIC_GetPriorityGrouping+0x18>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	0a1b      	lsrs	r3, r3, #8
 800473a:	f003 0307 	and.w	r3, r3, #7
}
 800473e:	4618      	mov	r0, r3
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	e000ed00 	.word	0xe000ed00

0800474c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475a:	2b00      	cmp	r3, #0
 800475c:	db0b      	blt.n	8004776 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	f003 021f 	and.w	r2, r3, #31
 8004764:	4907      	ldr	r1, [pc, #28]	; (8004784 <__NVIC_EnableIRQ+0x38>)
 8004766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476a:	095b      	lsrs	r3, r3, #5
 800476c:	2001      	movs	r0, #1
 800476e:	fa00 f202 	lsl.w	r2, r0, r2
 8004772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	e000e100 	.word	0xe000e100

08004788 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	4603      	mov	r3, r0
 8004790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004796:	2b00      	cmp	r3, #0
 8004798:	db12      	blt.n	80047c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	f003 021f 	and.w	r2, r3, #31
 80047a0:	490a      	ldr	r1, [pc, #40]	; (80047cc <__NVIC_DisableIRQ+0x44>)
 80047a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a6:	095b      	lsrs	r3, r3, #5
 80047a8:	2001      	movs	r0, #1
 80047aa:	fa00 f202 	lsl.w	r2, r0, r2
 80047ae:	3320      	adds	r3, #32
 80047b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80047b4:	f3bf 8f4f 	dsb	sy
}
 80047b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80047ba:	f3bf 8f6f 	isb	sy
}
 80047be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	e000e100 	.word	0xe000e100

080047d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	6039      	str	r1, [r7, #0]
 80047da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	db0a      	blt.n	80047fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	490c      	ldr	r1, [pc, #48]	; (800481c <__NVIC_SetPriority+0x4c>)
 80047ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ee:	0112      	lsls	r2, r2, #4
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	440b      	add	r3, r1
 80047f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047f8:	e00a      	b.n	8004810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	4908      	ldr	r1, [pc, #32]	; (8004820 <__NVIC_SetPriority+0x50>)
 8004800:	79fb      	ldrb	r3, [r7, #7]
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	3b04      	subs	r3, #4
 8004808:	0112      	lsls	r2, r2, #4
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	440b      	add	r3, r1
 800480e:	761a      	strb	r2, [r3, #24]
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	e000e100 	.word	0xe000e100
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004824:	b480      	push	{r7}
 8004826:	b089      	sub	sp, #36	; 0x24
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	f1c3 0307 	rsb	r3, r3, #7
 800483e:	2b04      	cmp	r3, #4
 8004840:	bf28      	it	cs
 8004842:	2304      	movcs	r3, #4
 8004844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	3304      	adds	r3, #4
 800484a:	2b06      	cmp	r3, #6
 800484c:	d902      	bls.n	8004854 <NVIC_EncodePriority+0x30>
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	3b03      	subs	r3, #3
 8004852:	e000      	b.n	8004856 <NVIC_EncodePriority+0x32>
 8004854:	2300      	movs	r3, #0
 8004856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004858:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	43da      	mvns	r2, r3
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	401a      	ands	r2, r3
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800486c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	fa01 f303 	lsl.w	r3, r1, r3
 8004876:	43d9      	mvns	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800487c:	4313      	orrs	r3, r2
         );
}
 800487e:	4618      	mov	r0, r3
 8004880:	3724      	adds	r7, #36	; 0x24
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
	...

0800488c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3b01      	subs	r3, #1
 8004898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800489c:	d301      	bcc.n	80048a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800489e:	2301      	movs	r3, #1
 80048a0:	e00f      	b.n	80048c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048a2:	4a0a      	ldr	r2, [pc, #40]	; (80048cc <SysTick_Config+0x40>)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048aa:	210f      	movs	r1, #15
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048b0:	f7ff ff8e 	bl	80047d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048b4:	4b05      	ldr	r3, [pc, #20]	; (80048cc <SysTick_Config+0x40>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ba:	4b04      	ldr	r3, [pc, #16]	; (80048cc <SysTick_Config+0x40>)
 80048bc:	2207      	movs	r2, #7
 80048be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	e000e010 	.word	0xe000e010

080048d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7ff ff05 	bl	80046e8 <__NVIC_SetPriorityGrouping>
}
 80048de:	bf00      	nop
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b086      	sub	sp, #24
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	4603      	mov	r3, r0
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	607a      	str	r2, [r7, #4]
 80048f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048f8:	f7ff ff1a 	bl	8004730 <__NVIC_GetPriorityGrouping>
 80048fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68b9      	ldr	r1, [r7, #8]
 8004902:	6978      	ldr	r0, [r7, #20]
 8004904:	f7ff ff8e 	bl	8004824 <NVIC_EncodePriority>
 8004908:	4602      	mov	r2, r0
 800490a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800490e:	4611      	mov	r1, r2
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff ff5d 	bl	80047d0 <__NVIC_SetPriority>
}
 8004916:	bf00      	nop
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b082      	sub	sp, #8
 8004922:	af00      	add	r7, sp, #0
 8004924:	4603      	mov	r3, r0
 8004926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492c:	4618      	mov	r0, r3
 800492e:	f7ff ff0d 	bl	800474c <__NVIC_EnableIRQ>
}
 8004932:	bf00      	nop
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b082      	sub	sp, #8
 800493e:	af00      	add	r7, sp, #0
 8004940:	4603      	mov	r3, r0
 8004942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004948:	4618      	mov	r0, r3
 800494a:	f7ff ff1d 	bl	8004788 <__NVIC_DisableIRQ>
}
 800494e:	bf00      	nop
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b082      	sub	sp, #8
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7ff ff94 	bl	800488c <SysTick_Config>
 8004964:	4603      	mov	r3, r0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e075      	b.n	8004a6e <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f870 	bl	8004a7c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80049b2:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6819      	ldr	r1, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	4b2a      	ldr	r3, [pc, #168]	; (8004a78 <HAL_DCMI_Init+0x108>)
 80049ce:	400b      	ands	r3, r1
 80049d0:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6819      	ldr	r1, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80049e6:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80049f2:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80049fe:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8004a0a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8004a16:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b10      	cmp	r3, #16
 8004a26:	d112      	bne.n	8004a4e <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	7f1b      	ldrb	r3, [r3, #28]
 8004a2c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	7f5b      	ldrb	r3, [r3, #29]
 8004a32:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8004a34:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	7f9b      	ldrb	r3, [r3, #30]
 8004a3a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8004a3c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	7fdb      	ldrb	r3, [r3, #31]
 8004a44:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8004a4a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8004a4c:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 021f 	orr.w	r2, r2, #31
 8004a5c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	ffe0f007 	.word	0xffe0f007

08004a7c <HAL_DCMI_MspInit>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DCMI_MspInit() callback can be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_DCMI_Start_DMA>:
  *        in DCMI_DMAXferCplt callback at the end of the DMA transfer. If flag is set,
  *        HAL_DCMI_FrameEventCallback() API is called.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	603b      	str	r3, [r7, #0]

  /* Check capture parameter */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_DCMI_Start_DMA+0x1c>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e0b8      	b.n	8004c1e <HAL_DCMI_Start_DMA+0x18e>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Configure the DCMI Mode and enable the DCMI IP at the same time */
  MODIFY_REG(hdcmi->Instance->CR, (DCMI_CR_CM|DCMI_CR_ENABLE), (DCMI_Mode|DCMI_CR_ENABLE));
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ac6:	f023 0302 	bic.w	r3, r3, #2
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	431a      	orrs	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ad6:	601a      	str	r2, [r3, #0]

  /* Set the DMA conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004adc:	4a52      	ldr	r2, [pc, #328]	; (8004c28 <HAL_DCMI_Start_DMA+0x198>)
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae4:	4a51      	ldr	r2, [pc, #324]	; (8004c2c <HAL_DCMI_Start_DMA+0x19c>)
 8004ae6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aec:	2200      	movs	r2, #0
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38

  if(Length <= 0xFFFFU)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af6:	d21f      	bcs.n	8004b38 <HAL_DCMI_Start_DMA+0xa8>
  {
    hdcmi->XferCount = 0; /* Mark as direct transfer from DCMI_DR register to final destination buffer */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	3328      	adds	r3, #40	; 0x28
 8004b08:	4619      	mov	r1, r3
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	f000 fb4b 	bl	80051a8 <HAL_DMA_Start_IT>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d075      	beq.n	8004c04 <HAL_DCMI_Start_DMA+0x174>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e072      	b.n	8004c1e <HAL_DCMI_Start_DMA+0x18e>
    }
  }
  else /* Capture length is longer than DMA maximum transfer size */
  {
     /* Set DMA in circular mode */
    hdcmi->DMA_Handle->Init.Mode = DMA_CIRCULAR;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	61da      	str	r2, [r3, #28]

    /* Set the DMA half transfer complete callback */
    hdcmi->DMA_Handle->XferHalfCpltCallback = DCMI_DMAHalfXferCplt;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b44:	4a3a      	ldr	r2, [pc, #232]	; (8004c30 <HAL_DCMI_Start_DMA+0x1a0>)
 8004b46:	631a      	str	r2, [r3, #48]	; 0x30

    /* Initialize transfer parameters */
    hdcmi->XferSize = Length;  /* Store the complete transfer length in DCMI handle */
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;   /* Final destination buffer pointer */
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	641a      	str	r2, [r3, #64]	; 0x40

    circular_copy_length = DCMI_TransferSize(Length);
 8004b54:	6838      	ldr	r0, [r7, #0]
 8004b56:	f000 f9e5 	bl	8004f24 <DCMI_TransferSize>
 8004b5a:	6178      	str	r0, [r7, #20]

    /* Check if issue in intermediate length computation */
    if (circular_copy_length == 0U)
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d109      	bne.n	8004b76 <HAL_DCMI_Start_DMA+0xe6>
    {
      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e053      	b.n	8004c1e <HAL_DCMI_Start_DMA+0x18e>
    }

    /* Store the number of half - intermediate buffer copies needed */
    hdcmi->XferCount = 2U * ((Length / circular_copy_length) - 1U);
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	005a      	lsls	r2, r3, #1
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	639a      	str	r2, [r3, #56]	; 0x38
    /* Store the half-buffer copy length */
    hdcmi->HalfCopyLength = circular_copy_length / 2U;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	085a      	lsrs	r2, r3, #1
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Save initial values for continuous mode case */
    hdcmi->XferCount_0 = hdcmi->XferCount;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	645a      	str	r2, [r3, #68]	; 0x44
    hdcmi->XferSize_0  = hdcmi->XferSize;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	649a      	str	r2, [r3, #72]	; 0x48
    hdcmi->pBuffPtr_0  = hdcmi->pBuffPtr;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* DCMI DR samples in circular mode will be copied
       at the end of the final buffer.
       Now compute the circular buffer start address. */
    /* Start by pointing at the final buffer */
    hdcmi->pCircularBuffer = pData;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Update pCircularBuffer in "moving" at the end of the final
       buffer, don't forger to convert in bytes to compute exact address */
    hdcmi->pCircularBuffer +=  4U * (((Length / circular_copy_length) - 1U) * circular_copy_length);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bb0:	6839      	ldr	r1, [r7, #0]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	6979      	ldr	r1, [r7, #20]
 8004bbc:	fb01 f303 	mul.w	r3, r1, r3
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	441a      	add	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initiate the circular DMA transfer from DCMI IP to final buffer end */
    if ( HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)hdcmi->pCircularBuffer, circular_copy_length) != HAL_OK)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3328      	adds	r3, #40	; 0x28
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f000 fae5 	bl	80051a8 <HAL_DMA_Start_IT>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00f      	beq.n	8004c04 <HAL_DCMI_Start_DMA+0x174>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e00c      	b.n	8004c1e <HAL_DCMI_Start_DMA+0x18e>
  }

//  /* Enable Capture */
//  SET_BIT(hdcmi->Instance->CR, DCMI_CR_CAPTURE);
  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]
  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	08004d2d 	.word	0x08004d2d
 8004c2c:	08004ef5 	.word	0x08004ef5
 8004c30:	08004e5d 	.word	0x08004e5d

08004c34 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t misflags = READ_REG(hdcmi->Instance->MISR);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((misflags & DCMI_MIS_ERR_MIS) != 0x0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f003 0304 	and.w	r3, r3, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <HAL_DCMI_IRQHandler+0x2e>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2204      	movs	r2, #4
 8004c54:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5a:	f043 0202 	orr.w	r2, r3, #2
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Overflow interrupt management ********************************************/
  if ((misflags & DCMI_MIS_OVR_MIS) != 0x0U)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d009      	beq.n	8004c80 <HAL_DCMI_IRQHandler+0x4c>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2202      	movs	r2, #2
 8004c72:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c78:	f043 0201 	orr.w	r2, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (hdcmi->ErrorCode != HAL_DCMI_ERROR_NONE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d014      	beq.n	8004cb2 <HAL_DCMI_IRQHandler+0x7e>
  {
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c94:	4a24      	ldr	r2, [pc, #144]	; (8004d28 <HAL_DCMI_IRQHandler+0xf4>)
 8004c96:	639a      	str	r2, [r3, #56]	; 0x38

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fae3 	bl	8005268 <HAL_DMA_Abort_IT>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d004      	beq.n	8004cb2 <HAL_DCMI_IRQHandler+0x7e>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cac:	4618      	mov	r0, r3
 8004cae:	f000 f921 	bl	8004ef4 <DCMI_DMAError>
    }
  }

  /* Line Interrupt management ************************************************/
  if ((misflags & DCMI_MIS_LINE_MIS) != 0x0U)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f003 0310 	and.w	r3, r3, #16
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d006      	beq.n	8004cca <HAL_DCMI_IRQHandler+0x96>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2210      	movs	r2, #16
 8004cc2:	615a      	str	r2, [r3, #20]
    /* Line interrupt Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f7fe ffeb 	bl	8003ca0 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }

  /* VSYNC interrupt management ***********************************************/
  if ((misflags & DCMI_MIS_VSYNC_MIS) != 0x0U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d006      	beq.n	8004ce2 <HAL_DCMI_IRQHandler+0xae>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2208      	movs	r2, #8
 8004cda:	615a      	str	r2, [r3, #20]
    /* VSYNC Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7fe fff5 	bl	8003ccc <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }

  /* End of Frame interrupt management ****************************************/
  if ((misflags & DCMI_MIS_FRAME_MIS) != 0x0U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d019      	beq.n	8004d20 <HAL_DCMI_IRQHandler+0xec>
  {
    /* Disable the Line interrupt when using snapshot mode */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d10b      	bne.n	8004d12 <HAL_DCMI_IRQHandler+0xde>
    {
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE|DCMI_IT_VSYNC|DCMI_IT_ERR|DCMI_IT_OVR);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68da      	ldr	r2, [r3, #12]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 021e 	bic.w	r2, r2, #30
 8004d08:	60da      	str	r2, [r3, #12]
      /* Change the DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2201      	movs	r2, #1
 8004d18:	615a      	str	r2, [r3, #20]
    /* Frame Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fe ffcb 	bl	8003cb6 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8004d20:	bf00      	nop
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	08004ef5 	.word	0x08004ef5

08004d2c <DCMI_DMAXferCplt>:
  *       another DMA transfer to copy the second half of the work buffer
  *       associated to the DCMI handle to the final destination buffer.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t loop_length;     /* transfer length  */
  uint32_t * tmpBuffer_Dest;
  uint32_t * tmpBuffer_Orig;
  uint32_t temp;

  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d38:	61fb      	str	r3, [r7, #28]


  if(hdcmi->XferCount != 0U)
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d05c      	beq.n	8004dfc <DCMI_DMAXferCplt+0xd0>
  {
    if (hdcmi->XferCount == 0xBEBE)
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d46:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d10c      	bne.n	8004d68 <DCMI_DMAXferCplt+0x3c>
    {
      hdcmi->XferCount = hdcmi->XferCount_0;
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
      hdcmi->XferSize  = hdcmi->XferSize_0;
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->pBuffPtr  = hdcmi->pBuffPtr_0;
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
        HAL_DCMI_FrameEventCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d66:	e075      	b.n	8004e54 <DCMI_DMAXferCplt+0x128>
      hdcmi->XferCount--;
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6c:	1e5a      	subs	r2, r3, #1
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	639a      	str	r2, [r3, #56]	; 0x38
      tmpBuffer_Dest = (uint32_t *)hdcmi->pBuffPtr;
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	61bb      	str	r3, [r7, #24]
      tmpBuffer_Orig = (uint32_t *)hdcmi->pCircularBuffer;
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7c:	617b      	str	r3, [r7, #20]
      temp = (uint32_t) (tmpBuffer_Orig);
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	613b      	str	r3, [r7, #16]
        temp += hdcmi->HalfCopyLength * 4U;
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]
      tmpBuffer_Orig = (uint32_t *) temp;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	617b      	str	r3, [r7, #20]
      loop_length = hdcmi->HalfCopyLength;
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d96:	60fb      	str	r3, [r7, #12]
      hdcmi->pBuffPtr += (uint32_t) loop_length*4U;
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	441a      	add	r2, r3
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	641a      	str	r2, [r3, #64]	; 0x40
      hdcmi->XferSize -= hdcmi->HalfCopyLength;
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dae:	1ad2      	subs	r2, r2, r3
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	63da      	str	r2, [r3, #60]	; 0x3c
        if (hdcmi->XferCount == 0)
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d103      	bne.n	8004dc4 <DCMI_DMAXferCplt+0x98>
          hdcmi->XferCount = 0xBEBE;
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8004dc2:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Start_IT(hdcmi->DMAM2M_Handle, (uint32_t) tmpBuffer_Orig, (uint32_t) tmpBuffer_Dest, loop_length) != HAL_OK)
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004dc8:	6979      	ldr	r1, [r7, #20]
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f000 f9eb 	bl	80051a8 <HAL_DMA_Start_IT>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d03d      	beq.n	8004e54 <DCMI_DMAXferCplt+0x128>
        hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ddc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	659a      	str	r2, [r3, #88]	; 0x58
        hdcmi->State = HAL_DCMI_STATE_READY;
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        __HAL_UNLOCK(hdcmi);
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_DCMI_ErrorCallback(hdcmi);
 8004df4:	69f8      	ldr	r0, [r7, #28]
 8004df6:	f7fe ff74 	bl	8003ce2 <HAL_DCMI_ErrorCallback>
}
 8004dfa:	e02b      	b.n	8004e54 <DCMI_DMAXferCplt+0x128>
    if((hdcmi->Instance->IER & DCMI_IT_FRAME) == 0x0U)
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d124      	bne.n	8004e54 <DCMI_DMAXferCplt+0x128>
      if(__HAL_DCMI_GET_FLAG(hdcmi, (uint32_t)DCMI_FLAG_FRAMERI) != 0x0UL)
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01d      	beq.n	8004e54 <DCMI_DMAXferCplt+0x128>
        __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	615a      	str	r2, [r3, #20]
        if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d10f      	bne.n	8004e4e <DCMI_DMAXferCplt+0x122>
          __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 021e 	bic.w	r2, r2, #30
 8004e3c:	60da      	str	r2, [r3, #12]
          hdcmi->State = HAL_DCMI_STATE_READY;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          __HAL_UNLOCK(hdcmi);
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_DCMI_FrameEventCallback(hdcmi);
 8004e4e:	69f8      	ldr	r0, [r7, #28]
 8004e50:	f7fe ff31 	bl	8003cb6 <HAL_DCMI_FrameEventCallback>
}
 8004e54:	bf00      	nop
 8004e56:	3720      	adds	r7, #32
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <DCMI_DMAHalfXferCplt>:
  *       another DMA transfer to copy the first half of the work buffer
  *       associated to the DCMI handle to the final destination buffer.
  * @retval None
  */
static void DCMI_DMAHalfXferCplt(DMA_HandleTypeDef *hdma)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b086      	sub	sp, #24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t loop_length;     /* transfer length  */
  uint32_t * tmpBuffer_Dest;
  uint32_t * tmpBuffer_Orig;

  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e68:	617b      	str	r3, [r7, #20]

  if(hdcmi->XferCount != 0U)
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d03c      	beq.n	8004eec <DCMI_DMAHalfXferCplt+0x90>
  {
    if (hdcmi->XferCount != 0xBEBE)
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e76:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d036      	beq.n	8004eec <DCMI_DMAHalfXferCplt+0x90>
    {
      /* Manage first half buffer copy in case of big transfer */

      /* Decrement half-copies counter */
      hdcmi->XferCount--;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e82:	1e5a      	subs	r2, r3, #1
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	639a      	str	r2, [r3, #56]	; 0x38

      /* Point at DCMI final destination */
      tmpBuffer_Dest = (uint32_t *)hdcmi->pBuffPtr;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8c:	613b      	str	r3, [r7, #16]

      /* Point at DCMI circular buffer start */
      tmpBuffer_Orig = (uint32_t *)hdcmi->pCircularBuffer;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e92:	60fb      	str	r3, [r7, #12]

      /* copy half the buffer size */
      loop_length = hdcmi->HalfCopyLength;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e98:	60bb      	str	r3, [r7, #8]

      /* Save next entry to write at next DMA transfer interruption */
      hdcmi->pBuffPtr += (uint32_t) loop_length*4U;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	441a      	add	r2, r3
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	641a      	str	r2, [r3, #64]	; 0x40
      hdcmi->XferSize -= hdcmi->HalfCopyLength;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eb0:	1ad2      	subs	r2, r2, r3
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Data copy from work buffer to final destination buffer */
      /* Enable the DMA Channel */
      if (HAL_DMA_Start_IT(hdcmi->DMAM2M_Handle, (uint32_t) tmpBuffer_Orig, (uint32_t) tmpBuffer_Dest, loop_length) != HAL_OK)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004eba:	68f9      	ldr	r1, [r7, #12]
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	f000 f972 	bl	80051a8 <HAL_DMA_Start_IT>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d010      	beq.n	8004eec <DCMI_DMAHalfXferCplt+0x90>
      {
        /* Update error code */
        hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ece:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	659a      	str	r2, [r3, #88]	; 0x58

        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdcmi);
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
        /*Call registered DCMI error callback*/
        hdcmi->ErrorCallback(hdcmi);
#else
        HAL_DCMI_ErrorCallback(hdcmi);
 8004ee6:	6978      	ldr	r0, [r7, #20]
 8004ee8:	f7fe fefb 	bl	8003ce2 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004eec:	bf00      	nop
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7fe fee3 	bl	8003ce2 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <DCMI_TransferSize>:
  * @note InputSize MUST be even.
  * @param  InputSize full buffer size (in 32-bit words)
  * @retval Transfer size (in 32-bit words)
  */
static uint32_t DCMI_TransferSize(uint32_t InputSize)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b096      	sub	sp, #88	; 0x58
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t j = 1;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t temp = InputSize;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t aPrime[NPRIME] = {0};
 8004f34:	f107 030c 	add.w	r3, r7, #12
 8004f38:	2240      	movs	r2, #64	; 0x40
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f004 f801 	bl	8008f44 <memset>
  uint32_t output = 2; /* Want a result which is an even number */
 8004f42:	2302      	movs	r3, #2
 8004f44:	64fb      	str	r3, [r7, #76]	; 0x4c
                               37UL, 41UL, 43UL, 47UL};


  /* Develop InputSize in product of prime numbers */

  while (j < NPRIME)
 8004f46:	e02d      	b.n	8004fa4 <DCMI_TransferSize+0x80>
  {
    if (temp < PrimeArray[j])
 8004f48:	4a3a      	ldr	r2, [pc, #232]	; (8005034 <DCMI_TransferSize+0x110>)
 8004f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d32a      	bcc.n	8004fac <DCMI_TransferSize+0x88>
    {
      break;
    }
    while ((temp % PrimeArray[j]) == 0U)
 8004f56:	e016      	b.n	8004f86 <DCMI_TransferSize+0x62>
    {
      aPrime[j]++;
 8004f58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004f60:	4413      	add	r3, r2
 8004f62:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8004f70:	440b      	add	r3, r1
 8004f72:	f843 2c4c 	str.w	r2, [r3, #-76]
      temp /= PrimeArray[j];
 8004f76:	4a2f      	ldr	r2, [pc, #188]	; (8005034 <DCMI_TransferSize+0x110>)
 8004f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	653b      	str	r3, [r7, #80]	; 0x50
    while ((temp % PrimeArray[j]) == 0U)
 8004f86:	4a2b      	ldr	r2, [pc, #172]	; (8005034 <DCMI_TransferSize+0x110>)
 8004f88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f90:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f94:	fb02 f201 	mul.w	r2, r2, r1
 8004f98:	1a9b      	subs	r3, r3, r2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0dc      	beq.n	8004f58 <DCMI_TransferSize+0x34>
    }
    j++;
 8004f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	657b      	str	r3, [r7, #84]	; 0x54
  while (j < NPRIME)
 8004fa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	d9ce      	bls.n	8004f48 <DCMI_TransferSize+0x24>
 8004faa:	e000      	b.n	8004fae <DCMI_TransferSize+0x8a>
      break;
 8004fac:	bf00      	nop
  }

  /*  Search for the biggest even divisor less or equal to 0xFFFE = 65534 */
  aPrime[1] -= 1U; /* output is initialized to 2, so don't count divider 2 twice */
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	613b      	str	r3, [r7, #16]

   /*  The algorithm below yields a sub-optimal solution
       but in an acceptable time.  */
    j =  NPRIME-1U;
 8004fb4:	230f      	movs	r3, #15
 8004fb6:	657b      	str	r3, [r7, #84]	; 0x54
  while ((j > 0U) &&  (output <= 0xFFFEU))
 8004fb8:	e02f      	b.n	800501a <DCMI_TransferSize+0xf6>
  {
    while (aPrime[j] > 0U)
    {
      if ((output * PrimeArray[j]) > 0xFFFEU)
 8004fba:	4a1e      	ldr	r2, [pc, #120]	; (8005034 <DCMI_TransferSize+0x110>)
 8004fbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fc4:	fb02 f303 	mul.w	r3, r2, r3
 8004fc8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d820      	bhi.n	8005012 <DCMI_TransferSize+0xee>
      {
        break;
      }
      else
      {
        output *= PrimeArray[j];
 8004fd0:	4a18      	ldr	r2, [pc, #96]	; (8005034 <DCMI_TransferSize+0x110>)
 8004fd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fd4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004fd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fda:	fb02 f303 	mul.w	r3, r2, r3
 8004fde:	64fb      	str	r3, [r7, #76]	; 0x4c
        aPrime[j]--;
 8004fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004fe8:	4413      	add	r3, r2
 8004fea:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8004fee:	1e5a      	subs	r2, r3, #1
 8004ff0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8004ff8:	440b      	add	r3, r1
 8004ffa:	f843 2c4c 	str.w	r2, [r3, #-76]
    while (aPrime[j] > 0U)
 8004ffe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005006:	4413      	add	r3, r2
 8005008:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1d4      	bne.n	8004fba <DCMI_TransferSize+0x96>
 8005010:	e000      	b.n	8005014 <DCMI_TransferSize+0xf0>
        break;
 8005012:	bf00      	nop
      }
    }
    j--;
 8005014:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005016:	3b01      	subs	r3, #1
 8005018:	657b      	str	r3, [r7, #84]	; 0x54
  while ((j > 0U) &&  (output <= 0xFFFEU))
 800501a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800501c:	2b00      	cmp	r3, #0
 800501e:	d004      	beq.n	800502a <DCMI_TransferSize+0x106>
 8005020:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005022:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005026:	4293      	cmp	r3, r2
 8005028:	d9e9      	bls.n	8004ffe <DCMI_TransferSize+0xda>
  }



  return output;
 800502a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800502c:	4618      	mov	r0, r3
 800502e:	3758      	adds	r7, #88	; 0x58
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	08009548 	.word	0x08009548

08005038 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e098      	b.n	800517c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	461a      	mov	r2, r3
 8005050:	4b4d      	ldr	r3, [pc, #308]	; (8005188 <HAL_DMA_Init+0x150>)
 8005052:	429a      	cmp	r2, r3
 8005054:	d80f      	bhi.n	8005076 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	461a      	mov	r2, r3
 800505c:	4b4b      	ldr	r3, [pc, #300]	; (800518c <HAL_DMA_Init+0x154>)
 800505e:	4413      	add	r3, r2
 8005060:	4a4b      	ldr	r2, [pc, #300]	; (8005190 <HAL_DMA_Init+0x158>)
 8005062:	fba2 2303 	umull	r2, r3, r2, r3
 8005066:	091b      	lsrs	r3, r3, #4
 8005068:	009a      	lsls	r2, r3, #2
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a48      	ldr	r2, [pc, #288]	; (8005194 <HAL_DMA_Init+0x15c>)
 8005072:	641a      	str	r2, [r3, #64]	; 0x40
 8005074:	e00e      	b.n	8005094 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	461a      	mov	r2, r3
 800507c:	4b46      	ldr	r3, [pc, #280]	; (8005198 <HAL_DMA_Init+0x160>)
 800507e:	4413      	add	r3, r2
 8005080:	4a43      	ldr	r2, [pc, #268]	; (8005190 <HAL_DMA_Init+0x158>)
 8005082:	fba2 2303 	umull	r2, r3, r2, r3
 8005086:	091b      	lsrs	r3, r3, #4
 8005088:	009a      	lsls	r2, r3, #2
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a42      	ldr	r2, [pc, #264]	; (800519c <HAL_DMA_Init+0x164>)
 8005092:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2202      	movs	r2, #2
 8005098:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80050aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80050b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	4313      	orrs	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050ee:	d039      	beq.n	8005164 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f4:	4a27      	ldr	r2, [pc, #156]	; (8005194 <HAL_DMA_Init+0x15c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d11a      	bne.n	8005130 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80050fa:	4b29      	ldr	r3, [pc, #164]	; (80051a0 <HAL_DMA_Init+0x168>)
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005102:	f003 031c 	and.w	r3, r3, #28
 8005106:	210f      	movs	r1, #15
 8005108:	fa01 f303 	lsl.w	r3, r1, r3
 800510c:	43db      	mvns	r3, r3
 800510e:	4924      	ldr	r1, [pc, #144]	; (80051a0 <HAL_DMA_Init+0x168>)
 8005110:	4013      	ands	r3, r2
 8005112:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005114:	4b22      	ldr	r3, [pc, #136]	; (80051a0 <HAL_DMA_Init+0x168>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6859      	ldr	r1, [r3, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005120:	f003 031c 	and.w	r3, r3, #28
 8005124:	fa01 f303 	lsl.w	r3, r1, r3
 8005128:	491d      	ldr	r1, [pc, #116]	; (80051a0 <HAL_DMA_Init+0x168>)
 800512a:	4313      	orrs	r3, r2
 800512c:	600b      	str	r3, [r1, #0]
 800512e:	e019      	b.n	8005164 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005130:	4b1c      	ldr	r3, [pc, #112]	; (80051a4 <HAL_DMA_Init+0x16c>)
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005138:	f003 031c 	and.w	r3, r3, #28
 800513c:	210f      	movs	r1, #15
 800513e:	fa01 f303 	lsl.w	r3, r1, r3
 8005142:	43db      	mvns	r3, r3
 8005144:	4917      	ldr	r1, [pc, #92]	; (80051a4 <HAL_DMA_Init+0x16c>)
 8005146:	4013      	ands	r3, r2
 8005148:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800514a:	4b16      	ldr	r3, [pc, #88]	; (80051a4 <HAL_DMA_Init+0x16c>)
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6859      	ldr	r1, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005156:	f003 031c 	and.w	r3, r3, #28
 800515a:	fa01 f303 	lsl.w	r3, r1, r3
 800515e:	4911      	ldr	r1, [pc, #68]	; (80051a4 <HAL_DMA_Init+0x16c>)
 8005160:	4313      	orrs	r3, r2
 8005162:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	40020407 	.word	0x40020407
 800518c:	bffdfff8 	.word	0xbffdfff8
 8005190:	cccccccd 	.word	0xcccccccd
 8005194:	40020000 	.word	0x40020000
 8005198:	bffdfbf8 	.word	0xbffdfbf8
 800519c:	40020400 	.word	0x40020400
 80051a0:	400200a8 	.word	0x400200a8
 80051a4:	400204a8 	.word	0x400204a8

080051a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051b6:	2300      	movs	r3, #0
 80051b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_DMA_Start_IT+0x20>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e04b      	b.n	8005260 <HAL_DMA_Start_IT+0xb8>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d13a      	bne.n	8005252 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0201 	bic.w	r2, r2, #1
 80051f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	68b9      	ldr	r1, [r7, #8]
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 f872 	bl	80052ea <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520a:	2b00      	cmp	r3, #0
 800520c:	d008      	beq.n	8005220 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f042 020e 	orr.w	r2, r2, #14
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	e00f      	b.n	8005240 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0204 	bic.w	r2, r2, #4
 800522e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 020a 	orr.w	r2, r2, #10
 800523e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0201 	orr.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]
 8005250:	e005      	b.n	800525e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800525a:	2302      	movs	r3, #2
 800525c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800525e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005270:	2300      	movs	r3, #0
 8005272:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d005      	beq.n	800528c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2204      	movs	r2, #4
 8005284:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	73fb      	strb	r3, [r7, #15]
 800528a:	e029      	b.n	80052e0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 020e 	bic.w	r2, r2, #14
 800529a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0201 	bic.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b0:	f003 021c 	and.w	r2, r3, #28
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	2101      	movs	r1, #1
 80052ba:	fa01 f202 	lsl.w	r2, r1, r2
 80052be:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d003      	beq.n	80052e0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	4798      	blx	r3
    }
  }
  return status;
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3710      	adds	r7, #16
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b085      	sub	sp, #20
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052fc:	f003 021c 	and.w	r2, r3, #28
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	2101      	movs	r1, #1
 8005306:	fa01 f202 	lsl.w	r2, r1, r2
 800530a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	683a      	ldr	r2, [r7, #0]
 8005312:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b10      	cmp	r3, #16
 800531a:	d108      	bne.n	800532e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800532c:	e007      	b.n	800533e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	60da      	str	r2, [r3, #12]
}
 800533e:	bf00      	nop
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b082      	sub	sp, #8
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e04b      	b.n	80053f4 <HAL_DMA2D_Init+0xaa>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d106      	bne.n	8005376 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 f843 	bl	80053fc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2202      	movs	r2, #2
 800537a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
#if defined(DMA2D_LINE_OFFSET_MODE_SUPPORT)
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
#else
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	601a      	str	r2, [r3, #0]
  /* DMA2D OPFCCR register configuration ---------------------------------------*/
#if defined(DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);
#else
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800539a:	f023 0107 	bic.w	r1, r3, #7
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT */

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80053b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	68d1      	ldr	r1, [r2, #12]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	430b      	orrs	r3, r1
 80053c2:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ca:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	051a      	lsls	r2, r3, #20
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	055b      	lsls	r3, r3, #21
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3708      	adds	r7, #8
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_DMA2D_ConfigLayer+0x20>
 800542c:	2302      	movs	r3, #2
 800542e:	e084      	b.n	800553a <HAL_DMA2D_ConfigLayer+0x12a>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005440:	683a      	ldr	r2, [r7, #0]
 8005442:	4613      	mov	r3, r2
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	4413      	add	r3, r2
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	3320      	adds	r3, #32
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	4413      	add	r3, r2
 8005450:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	041b      	lsls	r3, r3, #16
 800545c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005464:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8005470:	4b35      	ldr	r3, [pc, #212]	; (8005548 <HAL_DMA2D_ConfigLayer+0x138>)
 8005472:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	2b0a      	cmp	r3, #10
 800547a:	d003      	beq.n	8005484 <HAL_DMA2D_ConfigLayer+0x74>
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2b09      	cmp	r3, #9
 8005482:	d107      	bne.n	8005494 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	4313      	orrs	r3, r2
 8005490:	617b      	str	r3, [r7, #20]
 8005492:	e005      	b.n	80054a0 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	061b      	lsls	r3, r3, #24
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	4313      	orrs	r3, r2
 800549e:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d120      	bne.n	80054e8 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	ea02 0103 	and.w	r1, r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	2b0a      	cmp	r3, #10
 80054ce:	d003      	beq.n	80054d8 <HAL_DMA2D_ConfigLayer+0xc8>
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2b09      	cmp	r3, #9
 80054d6:	d127      	bne.n	8005528 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80054e4:	629a      	str	r2, [r3, #40]	; 0x28
 80054e6:	e01f      	b.n	8005528 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69da      	ldr	r2, [r3, #28]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	43db      	mvns	r3, r3
 80054f2:	ea02 0103 	and.w	r1, r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	2b0a      	cmp	r3, #10
 8005510:	d003      	beq.n	800551a <HAL_DMA2D_ConfigLayer+0x10a>
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b09      	cmp	r3, #9
 8005518:	d106      	bne.n	8005528 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005526:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	ff33000f 	.word	0xff33000f

0800554c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005556:	2300      	movs	r3, #0
 8005558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800555a:	e166      	b.n	800582a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	2101      	movs	r1, #1
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	fa01 f303 	lsl.w	r3, r1, r3
 8005568:	4013      	ands	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 8158 	beq.w	8005824 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f003 0303 	and.w	r3, r3, #3
 800557c:	2b01      	cmp	r3, #1
 800557e:	d005      	beq.n	800558c <HAL_GPIO_Init+0x40>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 0303 	and.w	r3, r3, #3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d130      	bne.n	80055ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	2203      	movs	r2, #3
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	43db      	mvns	r3, r3
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4013      	ands	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	68da      	ldr	r2, [r3, #12]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055c2:	2201      	movs	r2, #1
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43db      	mvns	r3, r3
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	4013      	ands	r3, r2
 80055d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	091b      	lsrs	r3, r3, #4
 80055d8:	f003 0201 	and.w	r2, r3, #1
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	2b03      	cmp	r3, #3
 80055f8:	d017      	beq.n	800562a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	2203      	movs	r2, #3
 8005606:	fa02 f303 	lsl.w	r3, r2, r3
 800560a:	43db      	mvns	r3, r3
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4013      	ands	r3, r2
 8005610:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	689a      	ldr	r2, [r3, #8]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	2b02      	cmp	r3, #2
 8005634:	d123      	bne.n	800567e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	08da      	lsrs	r2, r3, #3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3208      	adds	r2, #8
 800563e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005642:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	220f      	movs	r2, #15
 800564e:	fa02 f303 	lsl.w	r3, r2, r3
 8005652:	43db      	mvns	r3, r3
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4013      	ands	r3, r2
 8005658:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	691a      	ldr	r2, [r3, #16]
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	fa02 f303 	lsl.w	r3, r2, r3
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	4313      	orrs	r3, r2
 800566e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	08da      	lsrs	r2, r3, #3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	3208      	adds	r2, #8
 8005678:	6939      	ldr	r1, [r7, #16]
 800567a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	2203      	movs	r2, #3
 800568a:	fa02 f303 	lsl.w	r3, r2, r3
 800568e:	43db      	mvns	r3, r3
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4013      	ands	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f003 0203 	and.w	r2, r3, #3
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	fa02 f303 	lsl.w	r3, r2, r3
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 80b2 	beq.w	8005824 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056c0:	4b61      	ldr	r3, [pc, #388]	; (8005848 <HAL_GPIO_Init+0x2fc>)
 80056c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c4:	4a60      	ldr	r2, [pc, #384]	; (8005848 <HAL_GPIO_Init+0x2fc>)
 80056c6:	f043 0301 	orr.w	r3, r3, #1
 80056ca:	6613      	str	r3, [r2, #96]	; 0x60
 80056cc:	4b5e      	ldr	r3, [pc, #376]	; (8005848 <HAL_GPIO_Init+0x2fc>)
 80056ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	60bb      	str	r3, [r7, #8]
 80056d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80056d8:	4a5c      	ldr	r2, [pc, #368]	; (800584c <HAL_GPIO_Init+0x300>)
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	089b      	lsrs	r3, r3, #2
 80056de:	3302      	adds	r3, #2
 80056e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f003 0303 	and.w	r3, r3, #3
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	220f      	movs	r2, #15
 80056f0:	fa02 f303 	lsl.w	r3, r2, r3
 80056f4:	43db      	mvns	r3, r3
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4013      	ands	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005702:	d02b      	beq.n	800575c <HAL_GPIO_Init+0x210>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a52      	ldr	r2, [pc, #328]	; (8005850 <HAL_GPIO_Init+0x304>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d025      	beq.n	8005758 <HAL_GPIO_Init+0x20c>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a51      	ldr	r2, [pc, #324]	; (8005854 <HAL_GPIO_Init+0x308>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d01f      	beq.n	8005754 <HAL_GPIO_Init+0x208>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a50      	ldr	r2, [pc, #320]	; (8005858 <HAL_GPIO_Init+0x30c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d019      	beq.n	8005750 <HAL_GPIO_Init+0x204>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a4f      	ldr	r2, [pc, #316]	; (800585c <HAL_GPIO_Init+0x310>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d013      	beq.n	800574c <HAL_GPIO_Init+0x200>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a4e      	ldr	r2, [pc, #312]	; (8005860 <HAL_GPIO_Init+0x314>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00d      	beq.n	8005748 <HAL_GPIO_Init+0x1fc>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a4d      	ldr	r2, [pc, #308]	; (8005864 <HAL_GPIO_Init+0x318>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d007      	beq.n	8005744 <HAL_GPIO_Init+0x1f8>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a4c      	ldr	r2, [pc, #304]	; (8005868 <HAL_GPIO_Init+0x31c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d101      	bne.n	8005740 <HAL_GPIO_Init+0x1f4>
 800573c:	2307      	movs	r3, #7
 800573e:	e00e      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005740:	2308      	movs	r3, #8
 8005742:	e00c      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005744:	2306      	movs	r3, #6
 8005746:	e00a      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005748:	2305      	movs	r3, #5
 800574a:	e008      	b.n	800575e <HAL_GPIO_Init+0x212>
 800574c:	2304      	movs	r3, #4
 800574e:	e006      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005750:	2303      	movs	r3, #3
 8005752:	e004      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005754:	2302      	movs	r3, #2
 8005756:	e002      	b.n	800575e <HAL_GPIO_Init+0x212>
 8005758:	2301      	movs	r3, #1
 800575a:	e000      	b.n	800575e <HAL_GPIO_Init+0x212>
 800575c:	2300      	movs	r3, #0
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	f002 0203 	and.w	r2, r2, #3
 8005764:	0092      	lsls	r2, r2, #2
 8005766:	4093      	lsls	r3, r2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800576e:	4937      	ldr	r1, [pc, #220]	; (800584c <HAL_GPIO_Init+0x300>)
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	089b      	lsrs	r3, r3, #2
 8005774:	3302      	adds	r3, #2
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800577c:	4b3b      	ldr	r3, [pc, #236]	; (800586c <HAL_GPIO_Init+0x320>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	43db      	mvns	r3, r3
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4013      	ands	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d003      	beq.n	80057a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4313      	orrs	r3, r2
 800579e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80057a0:	4a32      	ldr	r2, [pc, #200]	; (800586c <HAL_GPIO_Init+0x320>)
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80057a6:	4b31      	ldr	r3, [pc, #196]	; (800586c <HAL_GPIO_Init+0x320>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	43db      	mvns	r3, r3
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	4013      	ands	r3, r2
 80057b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80057ca:	4a28      	ldr	r2, [pc, #160]	; (800586c <HAL_GPIO_Init+0x320>)
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80057d0:	4b26      	ldr	r3, [pc, #152]	; (800586c <HAL_GPIO_Init+0x320>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	43db      	mvns	r3, r3
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	4013      	ands	r3, r2
 80057de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d003      	beq.n	80057f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057f4:	4a1d      	ldr	r2, [pc, #116]	; (800586c <HAL_GPIO_Init+0x320>)
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80057fa:	4b1c      	ldr	r3, [pc, #112]	; (800586c <HAL_GPIO_Init+0x320>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	43db      	mvns	r3, r3
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4013      	ands	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800581e:	4a13      	ldr	r2, [pc, #76]	; (800586c <HAL_GPIO_Init+0x320>)
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	3301      	adds	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	fa22 f303 	lsr.w	r3, r2, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	f47f ae91 	bne.w	800555c <HAL_GPIO_Init+0x10>
  }
}
 800583a:	bf00      	nop
 800583c:	bf00      	nop
 800583e:	371c      	adds	r7, #28
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr
 8005848:	40021000 	.word	0x40021000
 800584c:	40010000 	.word	0x40010000
 8005850:	48000400 	.word	0x48000400
 8005854:	48000800 	.word	0x48000800
 8005858:	48000c00 	.word	0x48000c00
 800585c:	48001000 	.word	0x48001000
 8005860:	48001400 	.word	0x48001400
 8005864:	48001800 	.word	0x48001800
 8005868:	48001c00 	.word	0x48001c00
 800586c:	40010400 	.word	0x40010400

08005870 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800587a:	2300      	movs	r3, #0
 800587c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800587e:	e0c9      	b.n	8005a14 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005880:	2201      	movs	r2, #1
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	fa02 f303 	lsl.w	r3, r2, r3
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	4013      	ands	r3, r2
 800588c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 80bc 	beq.w	8005a0e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005896:	4a66      	ldr	r2, [pc, #408]	; (8005a30 <HAL_GPIO_DeInit+0x1c0>)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	089b      	lsrs	r3, r3, #2
 800589c:	3302      	adds	r3, #2
 800589e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058a2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f003 0303 	and.w	r3, r3, #3
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	220f      	movs	r2, #15
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4013      	ands	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80058be:	d02b      	beq.n	8005918 <HAL_GPIO_DeInit+0xa8>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a5c      	ldr	r2, [pc, #368]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d025      	beq.n	8005914 <HAL_GPIO_DeInit+0xa4>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a5b      	ldr	r2, [pc, #364]	; (8005a38 <HAL_GPIO_DeInit+0x1c8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d01f      	beq.n	8005910 <HAL_GPIO_DeInit+0xa0>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a5a      	ldr	r2, [pc, #360]	; (8005a3c <HAL_GPIO_DeInit+0x1cc>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d019      	beq.n	800590c <HAL_GPIO_DeInit+0x9c>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a59      	ldr	r2, [pc, #356]	; (8005a40 <HAL_GPIO_DeInit+0x1d0>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d013      	beq.n	8005908 <HAL_GPIO_DeInit+0x98>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a58      	ldr	r2, [pc, #352]	; (8005a44 <HAL_GPIO_DeInit+0x1d4>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d00d      	beq.n	8005904 <HAL_GPIO_DeInit+0x94>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a57      	ldr	r2, [pc, #348]	; (8005a48 <HAL_GPIO_DeInit+0x1d8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d007      	beq.n	8005900 <HAL_GPIO_DeInit+0x90>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a56      	ldr	r2, [pc, #344]	; (8005a4c <HAL_GPIO_DeInit+0x1dc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d101      	bne.n	80058fc <HAL_GPIO_DeInit+0x8c>
 80058f8:	2307      	movs	r3, #7
 80058fa:	e00e      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 80058fc:	2308      	movs	r3, #8
 80058fe:	e00c      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005900:	2306      	movs	r3, #6
 8005902:	e00a      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005904:	2305      	movs	r3, #5
 8005906:	e008      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005908:	2304      	movs	r3, #4
 800590a:	e006      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 800590c:	2303      	movs	r3, #3
 800590e:	e004      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005910:	2302      	movs	r3, #2
 8005912:	e002      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005914:	2301      	movs	r3, #1
 8005916:	e000      	b.n	800591a <HAL_GPIO_DeInit+0xaa>
 8005918:	2300      	movs	r3, #0
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	f002 0203 	and.w	r2, r2, #3
 8005920:	0092      	lsls	r2, r2, #2
 8005922:	4093      	lsls	r3, r2
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	429a      	cmp	r2, r3
 8005928:	d132      	bne.n	8005990 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800592a:	4b49      	ldr	r3, [pc, #292]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	43db      	mvns	r3, r3
 8005932:	4947      	ldr	r1, [pc, #284]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 8005934:	4013      	ands	r3, r2
 8005936:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005938:	4b45      	ldr	r3, [pc, #276]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 800593a:	685a      	ldr	r2, [r3, #4]
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	43db      	mvns	r3, r3
 8005940:	4943      	ldr	r1, [pc, #268]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 8005942:	4013      	ands	r3, r2
 8005944:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005946:	4b42      	ldr	r3, [pc, #264]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	43db      	mvns	r3, r3
 800594e:	4940      	ldr	r1, [pc, #256]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 8005950:	4013      	ands	r3, r2
 8005952:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005954:	4b3e      	ldr	r3, [pc, #248]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	43db      	mvns	r3, r3
 800595c:	493c      	ldr	r1, [pc, #240]	; (8005a50 <HAL_GPIO_DeInit+0x1e0>)
 800595e:	4013      	ands	r3, r2
 8005960:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	220f      	movs	r2, #15
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005972:	4a2f      	ldr	r2, [pc, #188]	; (8005a30 <HAL_GPIO_DeInit+0x1c0>)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	089b      	lsrs	r3, r3, #2
 8005978:	3302      	adds	r3, #2
 800597a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	43da      	mvns	r2, r3
 8005982:	482b      	ldr	r0, [pc, #172]	; (8005a30 <HAL_GPIO_DeInit+0x1c0>)
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	089b      	lsrs	r3, r3, #2
 8005988:	400a      	ands	r2, r1
 800598a:	3302      	adds	r3, #2
 800598c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	2103      	movs	r1, #3
 800599a:	fa01 f303 	lsl.w	r3, r1, r3
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	08da      	lsrs	r2, r3, #3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3208      	adds	r2, #8
 80059ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f003 0307 	and.w	r3, r3, #7
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	220f      	movs	r2, #15
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43db      	mvns	r3, r3
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	08d2      	lsrs	r2, r2, #3
 80059c4:	4019      	ands	r1, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3208      	adds	r2, #8
 80059ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	2103      	movs	r1, #3
 80059d8:	fa01 f303 	lsl.w	r3, r1, r3
 80059dc:	43db      	mvns	r3, r3
 80059de:	401a      	ands	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	2101      	movs	r1, #1
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	fa01 f303 	lsl.w	r3, r1, r3
 80059f0:	43db      	mvns	r3, r3
 80059f2:	401a      	ands	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	2103      	movs	r1, #3
 8005a02:	fa01 f303 	lsl.w	r3, r1, r3
 8005a06:	43db      	mvns	r3, r3
 8005a08:	401a      	ands	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	3301      	adds	r3, #1
 8005a12:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f47f af2f 	bne.w	8005880 <HAL_GPIO_DeInit+0x10>
  }
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	371c      	adds	r7, #28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr
 8005a30:	40010000 	.word	0x40010000
 8005a34:	48000400 	.word	0x48000400
 8005a38:	48000800 	.word	0x48000800
 8005a3c:	48000c00 	.word	0x48000c00
 8005a40:	48001000 	.word	0x48001000
 8005a44:	48001400 	.word	0x48001400
 8005a48:	48001800 	.word	0x48001800
 8005a4c:	48001c00 	.word	0x48001c00
 8005a50:	40010400 	.word	0x40010400

08005a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	807b      	strh	r3, [r7, #2]
 8005a60:	4613      	mov	r3, r2
 8005a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a64:	787b      	ldrb	r3, [r7, #1]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a6a:	887a      	ldrh	r2, [r7, #2]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a70:	e002      	b.n	8005a78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a72:	887a      	ldrh	r2, [r7, #2]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e081      	b.n	8005b9a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d106      	bne.n	8005ab0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f8a8 	bl	8005c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2224      	movs	r2, #36	; 0x24
 8005ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0201 	bic.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ad4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689a      	ldr	r2, [r3, #8]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ae4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d107      	bne.n	8005afe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689a      	ldr	r2, [r3, #8]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005afa:	609a      	str	r2, [r3, #8]
 8005afc:	e006      	b.n	8005b0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005b0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d104      	bne.n	8005b1e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b1c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	6812      	ldr	r2, [r2, #0]
 8005b28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005b2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b30:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691a      	ldr	r2, [r3, #16]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	69d9      	ldr	r1, [r3, #28]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a1a      	ldr	r2, [r3, #32]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0201 	orr.w	r2, r2, #1
 8005b7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2220      	movs	r2, #32
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b082      	sub	sp, #8
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e021      	b.n	8005bf8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2224      	movs	r2, #36	; 0x24
 8005bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0201 	bic.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f821 	bl	8005c14 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3708      	adds	r7, #8
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	4608      	mov	r0, r1
 8005c32:	4611      	mov	r1, r2
 8005c34:	461a      	mov	r2, r3
 8005c36:	4603      	mov	r3, r0
 8005c38:	817b      	strh	r3, [r7, #10]
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	813b      	strh	r3, [r7, #8]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	f040 80f9 	bne.w	8005e42 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <HAL_I2C_Mem_Write+0x34>
 8005c56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d105      	bne.n	8005c68 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e0ed      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_I2C_Mem_Write+0x4e>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e0e6      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c7e:	f7fe fd03 	bl	8004688 <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	2319      	movs	r3, #25
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 fbe5 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e0d1      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2221      	movs	r2, #33	; 0x21
 8005ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2240      	movs	r2, #64	; 0x40
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a3a      	ldr	r2, [r7, #32]
 8005cba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cc8:	88f8      	ldrh	r0, [r7, #6]
 8005cca:	893a      	ldrh	r2, [r7, #8]
 8005ccc:	8979      	ldrh	r1, [r7, #10]
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	9301      	str	r3, [sp, #4]
 8005cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 faf5 	bl	80062c8 <I2C_RequestMemoryWrite>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d005      	beq.n	8005cf0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e0a9      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	2bff      	cmp	r3, #255	; 0xff
 8005cf8:	d90e      	bls.n	8005d18 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	22ff      	movs	r2, #255	; 0xff
 8005cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	8979      	ldrh	r1, [r7, #10]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f000 fd4d 	bl	80067b0 <I2C_TransferConfig>
 8005d16:	e00f      	b.n	8005d38 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	8979      	ldrh	r1, [r7, #10]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fd3c 	bl	80067b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f000 fbcf 	bl	80064e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d001      	beq.n	8005d4c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e07b      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	781a      	ldrb	r2, [r3, #0]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d74:	3b01      	subs	r3, #1
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d034      	beq.n	8005df0 <HAL_I2C_Mem_Write+0x1c8>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d130      	bne.n	8005df0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d94:	2200      	movs	r2, #0
 8005d96:	2180      	movs	r1, #128	; 0x80
 8005d98:	68f8      	ldr	r0, [r7, #12]
 8005d9a:	f000 fb61 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d001      	beq.n	8005da8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e04d      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	2bff      	cmp	r3, #255	; 0xff
 8005db0:	d90e      	bls.n	8005dd0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	22ff      	movs	r2, #255	; 0xff
 8005db6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dbc:	b2da      	uxtb	r2, r3
 8005dbe:	8979      	ldrh	r1, [r7, #10]
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fcf1 	bl	80067b0 <I2C_TransferConfig>
 8005dce:	e00f      	b.n	8005df0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	8979      	ldrh	r1, [r7, #10]
 8005de2:	2300      	movs	r3, #0
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 fce0 	bl	80067b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d19e      	bne.n	8005d38 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 fbae 	bl	8006560 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e01a      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2220      	movs	r2, #32
 8005e14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6859      	ldr	r1, [r3, #4]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	4b0a      	ldr	r3, [pc, #40]	; (8005e4c <HAL_I2C_Mem_Write+0x224>)
 8005e22:	400b      	ands	r3, r1
 8005e24:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	e000      	b.n	8005e44 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005e42:	2302      	movs	r3, #2
  }
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3718      	adds	r7, #24
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	fe00e800 	.word	0xfe00e800

08005e50 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af02      	add	r7, sp, #8
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	4608      	mov	r0, r1
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	4603      	mov	r3, r0
 8005e60:	817b      	strh	r3, [r7, #10]
 8005e62:	460b      	mov	r3, r1
 8005e64:	813b      	strh	r3, [r7, #8]
 8005e66:	4613      	mov	r3, r2
 8005e68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b20      	cmp	r3, #32
 8005e74:	f040 80fd 	bne.w	8006072 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e78:	6a3b      	ldr	r3, [r7, #32]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d002      	beq.n	8005e84 <HAL_I2C_Mem_Read+0x34>
 8005e7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d105      	bne.n	8005e90 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e8a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e0f1      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_I2C_Mem_Read+0x4e>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e0ea      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ea6:	f7fe fbef 	bl	8004688 <HAL_GetTick>
 8005eaa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	2319      	movs	r3, #25
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 fad1 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0d5      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2222      	movs	r2, #34	; 0x22
 8005ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2240      	movs	r2, #64	; 0x40
 8005ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a3a      	ldr	r2, [r7, #32]
 8005ee2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ef0:	88f8      	ldrh	r0, [r7, #6]
 8005ef2:	893a      	ldrh	r2, [r7, #8]
 8005ef4:	8979      	ldrh	r1, [r7, #10]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	4603      	mov	r3, r0
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 fa35 	bl	8006370 <I2C_RequestMemoryRead>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0ad      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	2bff      	cmp	r3, #255	; 0xff
 8005f20:	d90e      	bls.n	8005f40 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	22ff      	movs	r2, #255	; 0xff
 8005f26:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	8979      	ldrh	r1, [r7, #10]
 8005f30:	4b52      	ldr	r3, [pc, #328]	; (800607c <HAL_I2C_Mem_Read+0x22c>)
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 fc39 	bl	80067b0 <I2C_TransferConfig>
 8005f3e:	e00f      	b.n	8005f60 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	8979      	ldrh	r1, [r7, #10]
 8005f52:	4b4a      	ldr	r3, [pc, #296]	; (800607c <HAL_I2C_Mem_Read+0x22c>)
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fc28 	bl	80067b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	2200      	movs	r2, #0
 8005f68:	2104      	movs	r1, #4
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f000 fa78 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e07c      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	b2d2      	uxtb	r2, r2
 8005f86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f96:	3b01      	subs	r3, #1
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d034      	beq.n	8006020 <HAL_I2C_Mem_Read+0x1d0>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d130      	bne.n	8006020 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2180      	movs	r1, #128	; 0x80
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 fa49 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e04d      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2bff      	cmp	r3, #255	; 0xff
 8005fe0:	d90e      	bls.n	8006000 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	22ff      	movs	r2, #255	; 0xff
 8005fe6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fec:	b2da      	uxtb	r2, r3
 8005fee:	8979      	ldrh	r1, [r7, #10]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 fbd9 	bl	80067b0 <I2C_TransferConfig>
 8005ffe:	e00f      	b.n	8006020 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006004:	b29a      	uxth	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800600e:	b2da      	uxtb	r2, r3
 8006010:	8979      	ldrh	r1, [r7, #10]
 8006012:	2300      	movs	r3, #0
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fbc8 	bl	80067b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006024:	b29b      	uxth	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d19a      	bne.n	8005f60 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 fa96 	bl	8006560 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e01a      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2220      	movs	r2, #32
 8006044:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6859      	ldr	r1, [r3, #4]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4b0b      	ldr	r3, [pc, #44]	; (8006080 <HAL_I2C_Mem_Read+0x230>)
 8006052:	400b      	ands	r3, r1
 8006054:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2220      	movs	r2, #32
 800605a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	e000      	b.n	8006074 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006072:	2302      	movs	r3, #2
  }
}
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	80002400 	.word	0x80002400
 8006080:	fe00e800 	.word	0xfe00e800

08006084 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b08a      	sub	sp, #40	; 0x28
 8006088:	af02      	add	r7, sp, #8
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	607a      	str	r2, [r7, #4]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	460b      	mov	r3, r1
 8006092:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006094:	2300      	movs	r3, #0
 8006096:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b20      	cmp	r3, #32
 80060a2:	f040 80f1 	bne.w	8006288 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060b4:	d101      	bne.n	80060ba <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80060b6:	2302      	movs	r3, #2
 80060b8:	e0e7      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_I2C_IsDeviceReady+0x44>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e0e0      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2224      	movs	r2, #36	; 0x24
 80060d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d107      	bne.n	80060f6 <HAL_I2C_IsDeviceReady+0x72>
 80060e6:	897b      	ldrh	r3, [r7, #10]
 80060e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80060f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80060f4:	e004      	b.n	8006100 <HAL_I2C_IsDeviceReady+0x7c>
 80060f6:	897b      	ldrh	r3, [r7, #10]
 80060f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060fc:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006106:	f7fe fabf 	bl	8004688 <HAL_GetTick>
 800610a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b20      	cmp	r3, #32
 8006118:	bf0c      	ite	eq
 800611a:	2301      	moveq	r3, #1
 800611c:	2300      	movne	r3, #0
 800611e:	b2db      	uxtb	r3, r3
 8006120:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	f003 0310 	and.w	r3, r3, #16
 800612c:	2b10      	cmp	r3, #16
 800612e:	bf0c      	ite	eq
 8006130:	2301      	moveq	r3, #1
 8006132:	2300      	movne	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006138:	e034      	b.n	80061a4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006140:	d01a      	beq.n	8006178 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006142:	f7fe faa1 	bl	8004688 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	429a      	cmp	r2, r3
 8006150:	d302      	bcc.n	8006158 <HAL_I2C_IsDeviceReady+0xd4>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10f      	bne.n	8006178 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e088      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	f003 0320 	and.w	r3, r3, #32
 8006182:	2b20      	cmp	r3, #32
 8006184:	bf0c      	ite	eq
 8006186:	2301      	moveq	r3, #1
 8006188:	2300      	movne	r3, #0
 800618a:	b2db      	uxtb	r3, r3
 800618c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b10      	cmp	r3, #16
 800619a:	bf0c      	ite	eq
 800619c:	2301      	moveq	r3, #1
 800619e:	2300      	movne	r3, #0
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80061a4:	7ffb      	ldrb	r3, [r7, #31]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d102      	bne.n	80061b0 <HAL_I2C_IsDeviceReady+0x12c>
 80061aa:	7fbb      	ldrb	r3, [r7, #30]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0c4      	beq.n	800613a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	f003 0310 	and.w	r3, r3, #16
 80061ba:	2b10      	cmp	r3, #16
 80061bc:	d01a      	beq.n	80061f4 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2200      	movs	r2, #0
 80061c6:	2120      	movs	r1, #32
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 f949 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e058      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2220      	movs	r2, #32
 80061de:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	e04a      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	2200      	movs	r2, #0
 80061fc:	2120      	movs	r1, #32
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f000 f92e 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e03d      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2210      	movs	r2, #16
 8006214:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2220      	movs	r2, #32
 800621c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	429a      	cmp	r2, r3
 8006224:	d118      	bne.n	8006258 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006234:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2200      	movs	r2, #0
 800623e:	2120      	movs	r1, #32
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f90d 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d001      	beq.n	8006250 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e01c      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2220      	movs	r2, #32
 8006256:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	3301      	adds	r3, #1
 800625c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	f63f af3b 	bhi.w	80060de <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006274:	f043 0220 	orr.w	r2, r3, #32
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e000      	b.n	800628a <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006288:	2302      	movs	r3, #2
  }
}
 800628a:	4618      	mov	r0, r3
 800628c:	3720      	adds	r7, #32
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062a0:	b2db      	uxtb	r3, r3
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b083      	sub	sp, #12
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	370c      	adds	r7, #12
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
	...

080062c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	4608      	mov	r0, r1
 80062d2:	4611      	mov	r1, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	817b      	strh	r3, [r7, #10]
 80062da:	460b      	mov	r3, r1
 80062dc:	813b      	strh	r3, [r7, #8]
 80062de:	4613      	mov	r3, r2
 80062e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80062e2:	88fb      	ldrh	r3, [r7, #6]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	8979      	ldrh	r1, [r7, #10]
 80062e8:	4b20      	ldr	r3, [pc, #128]	; (800636c <I2C_RequestMemoryWrite+0xa4>)
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f000 fa5d 	bl	80067b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062f6:	69fa      	ldr	r2, [r7, #28]
 80062f8:	69b9      	ldr	r1, [r7, #24]
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 f8f0 	bl	80064e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e02c      	b.n	8006364 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800630a:	88fb      	ldrh	r3, [r7, #6]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d105      	bne.n	800631c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006310:	893b      	ldrh	r3, [r7, #8]
 8006312:	b2da      	uxtb	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	629a      	str	r2, [r3, #40]	; 0x28
 800631a:	e015      	b.n	8006348 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800631c:	893b      	ldrh	r3, [r7, #8]
 800631e:	0a1b      	lsrs	r3, r3, #8
 8006320:	b29b      	uxth	r3, r3
 8006322:	b2da      	uxtb	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800632a:	69fa      	ldr	r2, [r7, #28]
 800632c:	69b9      	ldr	r1, [r7, #24]
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 f8d6 	bl	80064e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e012      	b.n	8006364 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800633e:	893b      	ldrh	r3, [r7, #8]
 8006340:	b2da      	uxtb	r2, r3
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	2200      	movs	r2, #0
 8006350:	2180      	movs	r1, #128	; 0x80
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 f884 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	80002000 	.word	0x80002000

08006370 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af02      	add	r7, sp, #8
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	4608      	mov	r0, r1
 800637a:	4611      	mov	r1, r2
 800637c:	461a      	mov	r2, r3
 800637e:	4603      	mov	r3, r0
 8006380:	817b      	strh	r3, [r7, #10]
 8006382:	460b      	mov	r3, r1
 8006384:	813b      	strh	r3, [r7, #8]
 8006386:	4613      	mov	r3, r2
 8006388:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	b2da      	uxtb	r2, r3
 800638e:	8979      	ldrh	r1, [r7, #10]
 8006390:	4b20      	ldr	r3, [pc, #128]	; (8006414 <I2C_RequestMemoryRead+0xa4>)
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 fa0a 	bl	80067b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	69b9      	ldr	r1, [r7, #24]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 f89d 	bl	80064e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e02c      	b.n	800640a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063b0:	88fb      	ldrh	r3, [r7, #6]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d105      	bne.n	80063c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063b6:	893b      	ldrh	r3, [r7, #8]
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	629a      	str	r2, [r3, #40]	; 0x28
 80063c0:	e015      	b.n	80063ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80063c2:	893b      	ldrh	r3, [r7, #8]
 80063c4:	0a1b      	lsrs	r3, r3, #8
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d0:	69fa      	ldr	r2, [r7, #28]
 80063d2:	69b9      	ldr	r1, [r7, #24]
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 f883 	bl	80064e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d001      	beq.n	80063e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e012      	b.n	800640a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063e4:	893b      	ldrh	r3, [r7, #8]
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	2200      	movs	r2, #0
 80063f6:	2140      	movs	r1, #64	; 0x40
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 f831 	bl	8006460 <I2C_WaitOnFlagUntilTimeout>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e000      	b.n	800640a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	80002000 	.word	0x80002000

08006418 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b02      	cmp	r3, #2
 800642c:	d103      	bne.n	8006436 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2200      	movs	r2, #0
 8006434:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	2b01      	cmp	r3, #1
 8006442:	d007      	beq.n	8006454 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	699a      	ldr	r2, [r3, #24]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	619a      	str	r2, [r3, #24]
  }
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006470:	e022      	b.n	80064b8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006478:	d01e      	beq.n	80064b8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800647a:	f7fe f905 	bl	8004688 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d302      	bcc.n	8006490 <I2C_WaitOnFlagUntilTimeout+0x30>
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d113      	bne.n	80064b8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006494:	f043 0220 	orr.w	r2, r3, #32
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e00f      	b.n	80064d8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	4013      	ands	r3, r2
 80064c2:	68ba      	ldr	r2, [r7, #8]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	bf0c      	ite	eq
 80064c8:	2301      	moveq	r3, #1
 80064ca:	2300      	movne	r3, #0
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	461a      	mov	r2, r3
 80064d0:	79fb      	ldrb	r3, [r7, #7]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d0cd      	beq.n	8006472 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80064ec:	e02c      	b.n	8006548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f870 	bl	80065d8 <I2C_IsErrorOccurred>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e02a      	b.n	8006558 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006508:	d01e      	beq.n	8006548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800650a:	f7fe f8bd 	bl	8004688 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	429a      	cmp	r2, r3
 8006518:	d302      	bcc.n	8006520 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d113      	bne.n	8006548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006524:	f043 0220 	orr.w	r2, r3, #32
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2220      	movs	r2, #32
 8006530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e007      	b.n	8006558 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b02      	cmp	r3, #2
 8006554:	d1cb      	bne.n	80064ee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006556:	2300      	movs	r3, #0
}
 8006558:	4618      	mov	r0, r3
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800656c:	e028      	b.n	80065c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	68b9      	ldr	r1, [r7, #8]
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 f830 	bl	80065d8 <I2C_IsErrorOccurred>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e026      	b.n	80065d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006582:	f7fe f881 	bl	8004688 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	429a      	cmp	r2, r3
 8006590:	d302      	bcc.n	8006598 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d113      	bne.n	80065c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659c:	f043 0220 	orr.w	r2, r3, #32
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e007      	b.n	80065d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b20      	cmp	r3, #32
 80065cc:	d1cf      	bne.n	800656e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b08a      	sub	sp, #40	; 0x28
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80065f2:	2300      	movs	r3, #0
 80065f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	f003 0310 	and.w	r3, r3, #16
 8006600:	2b00      	cmp	r3, #0
 8006602:	d075      	beq.n	80066f0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2210      	movs	r2, #16
 800660a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800660c:	e056      	b.n	80066bc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006614:	d052      	beq.n	80066bc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006616:	f7fe f837 	bl	8004688 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	429a      	cmp	r2, r3
 8006624:	d302      	bcc.n	800662c <I2C_IsErrorOccurred+0x54>
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d147      	bne.n	80066bc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006636:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800663e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800664a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800664e:	d12e      	bne.n	80066ae <I2C_IsErrorOccurred+0xd6>
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006656:	d02a      	beq.n	80066ae <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006658:	7cfb      	ldrb	r3, [r7, #19]
 800665a:	2b20      	cmp	r3, #32
 800665c:	d027      	beq.n	80066ae <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685a      	ldr	r2, [r3, #4]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800666c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800666e:	f7fe f80b 	bl	8004688 <HAL_GetTick>
 8006672:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006674:	e01b      	b.n	80066ae <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006676:	f7fe f807 	bl	8004688 <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	2b19      	cmp	r3, #25
 8006682:	d914      	bls.n	80066ae <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006688:	f043 0220 	orr.w	r2, r3, #32
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	f003 0320 	and.w	r3, r3, #32
 80066b8:	2b20      	cmp	r3, #32
 80066ba:	d1dc      	bne.n	8006676 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	2b20      	cmp	r3, #32
 80066c8:	d003      	beq.n	80066d2 <I2C_IsErrorOccurred+0xfa>
 80066ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d09d      	beq.n	800660e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80066d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d103      	bne.n	80066e2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2220      	movs	r2, #32
 80066e0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80066e2:	6a3b      	ldr	r3, [r7, #32]
 80066e4:	f043 0304 	orr.w	r3, r3, #4
 80066e8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00b      	beq.n	800671a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006702:	6a3b      	ldr	r3, [r7, #32]
 8006704:	f043 0301 	orr.w	r3, r3, #1
 8006708:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006712:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00b      	beq.n	800673c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	f043 0308 	orr.w	r3, r3, #8
 800672a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006734:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00b      	beq.n	800675e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006746:	6a3b      	ldr	r3, [r7, #32]
 8006748:	f043 0302 	orr.w	r3, r3, #2
 800674c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006756:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800675e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006762:	2b00      	cmp	r3, #0
 8006764:	d01c      	beq.n	80067a0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f7ff fe56 	bl	8006418 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6859      	ldr	r1, [r3, #4]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	4b0d      	ldr	r3, [pc, #52]	; (80067ac <I2C_IsErrorOccurred+0x1d4>)
 8006778:	400b      	ands	r3, r1
 800677a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006780:	6a3b      	ldr	r3, [r7, #32]
 8006782:	431a      	orrs	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2220      	movs	r2, #32
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80067a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3728      	adds	r7, #40	; 0x28
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	fe00e800 	.word	0xfe00e800

080067b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	607b      	str	r3, [r7, #4]
 80067ba:	460b      	mov	r3, r1
 80067bc:	817b      	strh	r3, [r7, #10]
 80067be:	4613      	mov	r3, r2
 80067c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067c2:	897b      	ldrh	r3, [r7, #10]
 80067c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067c8:	7a7b      	ldrb	r3, [r7, #9]
 80067ca:	041b      	lsls	r3, r3, #16
 80067cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	4313      	orrs	r3, r2
 80067da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685a      	ldr	r2, [r3, #4]
 80067e6:	6a3b      	ldr	r3, [r7, #32]
 80067e8:	0d5b      	lsrs	r3, r3, #21
 80067ea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80067ee:	4b08      	ldr	r3, [pc, #32]	; (8006810 <I2C_TransferConfig+0x60>)
 80067f0:	430b      	orrs	r3, r1
 80067f2:	43db      	mvns	r3, r3
 80067f4:	ea02 0103 	and.w	r1, r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006802:	bf00      	nop
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	03ff63ff 	.word	0x03ff63ff

08006814 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b20      	cmp	r3, #32
 8006828:	d138      	bne.n	800689c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006834:	2302      	movs	r3, #2
 8006836:	e032      	b.n	800689e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2224      	movs	r2, #36	; 0x24
 8006844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f022 0201 	bic.w	r2, r2, #1
 8006856:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006866:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6819      	ldr	r1, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	430a      	orrs	r2, r1
 8006876:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f042 0201 	orr.w	r2, r2, #1
 8006886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006898:	2300      	movs	r3, #0
 800689a:	e000      	b.n	800689e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800689c:	2302      	movs	r3, #2
  }
}
 800689e:	4618      	mov	r0, r3
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b085      	sub	sp, #20
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
 80068b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	2b20      	cmp	r3, #32
 80068be:	d139      	bne.n	8006934 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d101      	bne.n	80068ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80068ca:	2302      	movs	r3, #2
 80068cc:	e033      	b.n	8006936 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2224      	movs	r2, #36	; 0x24
 80068da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f022 0201 	bic.w	r2, r2, #1
 80068ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80068fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	021b      	lsls	r3, r3, #8
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	4313      	orrs	r3, r2
 8006906:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f042 0201 	orr.w	r2, r2, #1
 800691e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2220      	movs	r2, #32
 8006924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	e000      	b.n	8006936 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006934:	2302      	movs	r3, #2
  }
}
 8006936:	4618      	mov	r0, r3
 8006938:	3714      	adds	r7, #20
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
	...

08006944 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006948:	4b04      	ldr	r3, [pc, #16]	; (800695c <HAL_PWREx_GetVoltageRange+0x18>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006950:	4618      	mov	r0, r3
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	40007000 	.word	0x40007000

08006960 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800696e:	d130      	bne.n	80069d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006970:	4b23      	ldr	r3, [pc, #140]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800697c:	d038      	beq.n	80069f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800697e:	4b20      	ldr	r3, [pc, #128]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006986:	4a1e      	ldr	r2, [pc, #120]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006988:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800698c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800698e:	4b1d      	ldr	r3, [pc, #116]	; (8006a04 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2232      	movs	r2, #50	; 0x32
 8006994:	fb02 f303 	mul.w	r3, r2, r3
 8006998:	4a1b      	ldr	r2, [pc, #108]	; (8006a08 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800699a:	fba2 2303 	umull	r2, r3, r2, r3
 800699e:	0c9b      	lsrs	r3, r3, #18
 80069a0:	3301      	adds	r3, #1
 80069a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069a4:	e002      	b.n	80069ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	3b01      	subs	r3, #1
 80069aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069ac:	4b14      	ldr	r3, [pc, #80]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b8:	d102      	bne.n	80069c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1f2      	bne.n	80069a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069c0:	4b0f      	ldr	r3, [pc, #60]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069cc:	d110      	bne.n	80069f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e00f      	b.n	80069f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80069d2:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80069da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069de:	d007      	beq.n	80069f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80069e0:	4b07      	ldr	r3, [pc, #28]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80069e8:	4a05      	ldr	r2, [pc, #20]	; (8006a00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	40007000 	.word	0x40007000
 8006a04:	200000c8 	.word	0x200000c8
 8006a08:	431bde83 	.word	0x431bde83

08006a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b088      	sub	sp, #32
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d102      	bne.n	8006a20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	f000 bc04 	b.w	8007228 <HAL_RCC_OscConfig+0x81c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a20:	4ba0      	ldr	r3, [pc, #640]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	f003 030c 	and.w	r3, r3, #12
 8006a28:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a2a:	4b9e      	ldr	r3, [pc, #632]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f003 0303 	and.w	r3, r3, #3
 8006a32:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f000 80e4 	beq.w	8006c0a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d007      	beq.n	8006a58 <HAL_RCC_OscConfig+0x4c>
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	2b0c      	cmp	r3, #12
 8006a4c:	f040 808b 	bne.w	8006b66 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	f040 8087 	bne.w	8006b66 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a58:	4b92      	ldr	r3, [pc, #584]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0302 	and.w	r3, r3, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_RCC_OscConfig+0x64>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e3db      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a1a      	ldr	r2, [r3, #32]
 8006a74:	4b8b      	ldr	r3, [pc, #556]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0308 	and.w	r3, r3, #8
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d004      	beq.n	8006a8a <HAL_RCC_OscConfig+0x7e>
 8006a80:	4b88      	ldr	r3, [pc, #544]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a88:	e005      	b.n	8006a96 <HAL_RCC_OscConfig+0x8a>
 8006a8a:	4b86      	ldr	r3, [pc, #536]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a90:	091b      	lsrs	r3, r3, #4
 8006a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d223      	bcs.n	8006ae2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fdc4 	bl	800762c <RCC_SetFlashLatencyFromMSIRange>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d001      	beq.n	8006aae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e3bc      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006aae:	4b7d      	ldr	r3, [pc, #500]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a7c      	ldr	r2, [pc, #496]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ab4:	f043 0308 	orr.w	r3, r3, #8
 8006ab8:	6013      	str	r3, [r2, #0]
 8006aba:	4b7a      	ldr	r3, [pc, #488]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	4977      	ldr	r1, [pc, #476]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006acc:	4b75      	ldr	r3, [pc, #468]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	4972      	ldr	r1, [pc, #456]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006adc:	4313      	orrs	r3, r2
 8006ade:	604b      	str	r3, [r1, #4]
 8006ae0:	e025      	b.n	8006b2e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ae2:	4b70      	ldr	r3, [pc, #448]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a6f      	ldr	r2, [pc, #444]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ae8:	f043 0308 	orr.w	r3, r3, #8
 8006aec:	6013      	str	r3, [r2, #0]
 8006aee:	4b6d      	ldr	r3, [pc, #436]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	496a      	ldr	r1, [pc, #424]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006afc:	4313      	orrs	r3, r2
 8006afe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b00:	4b68      	ldr	r3, [pc, #416]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	021b      	lsls	r3, r3, #8
 8006b0e:	4965      	ldr	r1, [pc, #404]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b10:	4313      	orrs	r3, r2
 8006b12:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d109      	bne.n	8006b2e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 fd84 	bl	800762c <RCC_SetFlashLatencyFromMSIRange>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d001      	beq.n	8006b2e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e37c      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006b2e:	f000 fcb9 	bl	80074a4 <HAL_RCC_GetSysClockFreq>
 8006b32:	4602      	mov	r2, r0
 8006b34:	4b5b      	ldr	r3, [pc, #364]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	091b      	lsrs	r3, r3, #4
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	495a      	ldr	r1, [pc, #360]	; (8006ca8 <HAL_RCC_OscConfig+0x29c>)
 8006b40:	5ccb      	ldrb	r3, [r1, r3]
 8006b42:	f003 031f 	and.w	r3, r3, #31
 8006b46:	fa22 f303 	lsr.w	r3, r2, r3
 8006b4a:	4a58      	ldr	r2, [pc, #352]	; (8006cac <HAL_RCC_OscConfig+0x2a0>)
 8006b4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006b4e:	4b58      	ldr	r3, [pc, #352]	; (8006cb0 <HAL_RCC_OscConfig+0x2a4>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fd fd48 	bl	80045e8 <HAL_InitTick>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006b5c:	7bfb      	ldrb	r3, [r7, #15]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d052      	beq.n	8006c08 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006b62:	7bfb      	ldrb	r3, [r7, #15]
 8006b64:	e360      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d032      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006b6e:	4b4d      	ldr	r3, [pc, #308]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a4c      	ldr	r2, [pc, #304]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b74:	f043 0301 	orr.w	r3, r3, #1
 8006b78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006b7a:	f7fd fd85 	bl	8004688 <HAL_GetTick>
 8006b7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b80:	e008      	b.n	8006b94 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b82:	f7fd fd81 	bl	8004688 <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	2b02      	cmp	r3, #2
 8006b8e:	d901      	bls.n	8006b94 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	e349      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b94:	4b43      	ldr	r3, [pc, #268]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0302 	and.w	r3, r3, #2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d0f0      	beq.n	8006b82 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ba0:	4b40      	ldr	r3, [pc, #256]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a3f      	ldr	r2, [pc, #252]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006ba6:	f043 0308 	orr.w	r3, r3, #8
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	4b3d      	ldr	r3, [pc, #244]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	493a      	ldr	r1, [pc, #232]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bbe:	4b39      	ldr	r3, [pc, #228]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	021b      	lsls	r3, r3, #8
 8006bcc:	4935      	ldr	r1, [pc, #212]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	604b      	str	r3, [r1, #4]
 8006bd2:	e01a      	b.n	8006c0a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006bd4:	4b33      	ldr	r3, [pc, #204]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a32      	ldr	r2, [pc, #200]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bda:	f023 0301 	bic.w	r3, r3, #1
 8006bde:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006be0:	f7fd fd52 	bl	8004688 <HAL_GetTick>
 8006be4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006be6:	e008      	b.n	8006bfa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006be8:	f7fd fd4e 	bl	8004688 <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e316      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006bfa:	4b2a      	ldr	r3, [pc, #168]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1f0      	bne.n	8006be8 <HAL_RCC_OscConfig+0x1dc>
 8006c06:	e000      	b.n	8006c0a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d073      	beq.n	8006cfe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	2b08      	cmp	r3, #8
 8006c1a:	d005      	beq.n	8006c28 <HAL_RCC_OscConfig+0x21c>
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	2b0c      	cmp	r3, #12
 8006c20:	d10e      	bne.n	8006c40 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2b03      	cmp	r3, #3
 8006c26:	d10b      	bne.n	8006c40 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c28:	4b1e      	ldr	r3, [pc, #120]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d063      	beq.n	8006cfc <HAL_RCC_OscConfig+0x2f0>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d15f      	bne.n	8006cfc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e2f3      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c48:	d106      	bne.n	8006c58 <HAL_RCC_OscConfig+0x24c>
 8006c4a:	4b16      	ldr	r3, [pc, #88]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a15      	ldr	r2, [pc, #84]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	e01d      	b.n	8006c94 <HAL_RCC_OscConfig+0x288>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c60:	d10c      	bne.n	8006c7c <HAL_RCC_OscConfig+0x270>
 8006c62:	4b10      	ldr	r3, [pc, #64]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a0f      	ldr	r2, [pc, #60]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a0c      	ldr	r2, [pc, #48]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	e00b      	b.n	8006c94 <HAL_RCC_OscConfig+0x288>
 8006c7c:	4b09      	ldr	r3, [pc, #36]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a08      	ldr	r2, [pc, #32]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c86:	6013      	str	r3, [r2, #0]
 8006c88:	4b06      	ldr	r3, [pc, #24]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a05      	ldr	r2, [pc, #20]	; (8006ca4 <HAL_RCC_OscConfig+0x298>)
 8006c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d01b      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c9c:	f7fd fcf4 	bl	8004688 <HAL_GetTick>
 8006ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ca2:	e010      	b.n	8006cc6 <HAL_RCC_OscConfig+0x2ba>
 8006ca4:	40021000 	.word	0x40021000
 8006ca8:	08009588 	.word	0x08009588
 8006cac:	200000c8 	.word	0x200000c8
 8006cb0:	200000c0 	.word	0x200000c0
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cb4:	f7fd fce8 	bl	8004688 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	2b64      	cmp	r3, #100	; 0x64
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e2b0      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006cc6:	4baf      	ldr	r3, [pc, #700]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d0f0      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x2a8>
 8006cd2:	e014      	b.n	8006cfe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd4:	f7fd fcd8 	bl	8004688 <HAL_GetTick>
 8006cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006cda:	e008      	b.n	8006cee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cdc:	f7fd fcd4 	bl	8004688 <HAL_GetTick>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	2b64      	cmp	r3, #100	; 0x64
 8006ce8:	d901      	bls.n	8006cee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e29c      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006cee:	4ba5      	ldr	r3, [pc, #660]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1f0      	bne.n	8006cdc <HAL_RCC_OscConfig+0x2d0>
 8006cfa:	e000      	b.n	8006cfe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d060      	beq.n	8006dcc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d005      	beq.n	8006d1c <HAL_RCC_OscConfig+0x310>
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	2b0c      	cmp	r3, #12
 8006d14:	d119      	bne.n	8006d4a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	2b02      	cmp	r3, #2
 8006d1a:	d116      	bne.n	8006d4a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d1c:	4b99      	ldr	r3, [pc, #612]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <HAL_RCC_OscConfig+0x328>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e279      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d34:	4b93      	ldr	r3, [pc, #588]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	061b      	lsls	r3, r3, #24
 8006d42:	4990      	ldr	r1, [pc, #576]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d44:	4313      	orrs	r3, r2
 8006d46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d48:	e040      	b.n	8006dcc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d023      	beq.n	8006d9a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d52:	4b8c      	ldr	r3, [pc, #560]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a8b      	ldr	r2, [pc, #556]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5e:	f7fd fc93 	bl	8004688 <HAL_GetTick>
 8006d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d64:	e008      	b.n	8006d78 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d66:	f7fd fc8f 	bl	8004688 <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	2b02      	cmp	r3, #2
 8006d72:	d901      	bls.n	8006d78 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e257      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d78:	4b82      	ldr	r3, [pc, #520]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0f0      	beq.n	8006d66 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d84:	4b7f      	ldr	r3, [pc, #508]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	061b      	lsls	r3, r3, #24
 8006d92:	497c      	ldr	r1, [pc, #496]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	604b      	str	r3, [r1, #4]
 8006d98:	e018      	b.n	8006dcc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d9a:	4b7a      	ldr	r3, [pc, #488]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a79      	ldr	r2, [pc, #484]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da6:	f7fd fc6f 	bl	8004688 <HAL_GetTick>
 8006daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dac:	e008      	b.n	8006dc0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dae:	f7fd fc6b 	bl	8004688 <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d901      	bls.n	8006dc0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e233      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dc0:	4b70      	ldr	r3, [pc, #448]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1f0      	bne.n	8006dae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0308 	and.w	r3, r3, #8
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d03c      	beq.n	8006e52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	695b      	ldr	r3, [r3, #20]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d01c      	beq.n	8006e1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006de0:	4b68      	ldr	r3, [pc, #416]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006de6:	4a67      	ldr	r2, [pc, #412]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006de8:	f043 0301 	orr.w	r3, r3, #1
 8006dec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006df0:	f7fd fc4a 	bl	8004688 <HAL_GetTick>
 8006df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006df6:	e008      	b.n	8006e0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006df8:	f7fd fc46 	bl	8004688 <HAL_GetTick>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	2b02      	cmp	r3, #2
 8006e04:	d901      	bls.n	8006e0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e20e      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e0a:	4b5e      	ldr	r3, [pc, #376]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d0ef      	beq.n	8006df8 <HAL_RCC_OscConfig+0x3ec>
 8006e18:	e01b      	b.n	8006e52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e1a:	4b5a      	ldr	r3, [pc, #360]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e20:	4a58      	ldr	r2, [pc, #352]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e22:	f023 0301 	bic.w	r3, r3, #1
 8006e26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e2a:	f7fd fc2d 	bl	8004688 <HAL_GetTick>
 8006e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e30:	e008      	b.n	8006e44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e32:	f7fd fc29 	bl	8004688 <HAL_GetTick>
 8006e36:	4602      	mov	r2, r0
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d901      	bls.n	8006e44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e1f1      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e44:	4b4f      	ldr	r3, [pc, #316]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1ef      	bne.n	8006e32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0304 	and.w	r3, r3, #4
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 80a6 	beq.w	8006fac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e60:	2300      	movs	r3, #0
 8006e62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006e64:	4b47      	ldr	r3, [pc, #284]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d10d      	bne.n	8006e8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e70:	4b44      	ldr	r3, [pc, #272]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e74:	4a43      	ldr	r2, [pc, #268]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e7a:	6593      	str	r3, [r2, #88]	; 0x58
 8006e7c:	4b41      	ldr	r3, [pc, #260]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e84:	60bb      	str	r3, [r7, #8]
 8006e86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e8c:	4b3e      	ldr	r3, [pc, #248]	; (8006f88 <HAL_RCC_OscConfig+0x57c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d118      	bne.n	8006eca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e98:	4b3b      	ldr	r3, [pc, #236]	; (8006f88 <HAL_RCC_OscConfig+0x57c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a3a      	ldr	r2, [pc, #232]	; (8006f88 <HAL_RCC_OscConfig+0x57c>)
 8006e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ea2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ea4:	f7fd fbf0 	bl	8004688 <HAL_GetTick>
 8006ea8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006eaa:	e008      	b.n	8006ebe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eac:	f7fd fbec 	bl	8004688 <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d901      	bls.n	8006ebe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e1b4      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ebe:	4b32      	ldr	r3, [pc, #200]	; (8006f88 <HAL_RCC_OscConfig+0x57c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0f0      	beq.n	8006eac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d108      	bne.n	8006ee4 <HAL_RCC_OscConfig+0x4d8>
 8006ed2:	4b2c      	ldr	r3, [pc, #176]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed8:	4a2a      	ldr	r2, [pc, #168]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006eda:	f043 0301 	orr.w	r3, r3, #1
 8006ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ee2:	e024      	b.n	8006f2e <HAL_RCC_OscConfig+0x522>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	2b05      	cmp	r3, #5
 8006eea:	d110      	bne.n	8006f0e <HAL_RCC_OscConfig+0x502>
 8006eec:	4b25      	ldr	r3, [pc, #148]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ef2:	4a24      	ldr	r2, [pc, #144]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006ef4:	f043 0304 	orr.w	r3, r3, #4
 8006ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006efc:	4b21      	ldr	r3, [pc, #132]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f02:	4a20      	ldr	r2, [pc, #128]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f04:	f043 0301 	orr.w	r3, r3, #1
 8006f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006f0c:	e00f      	b.n	8006f2e <HAL_RCC_OscConfig+0x522>
 8006f0e:	4b1d      	ldr	r3, [pc, #116]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f14:	4a1b      	ldr	r2, [pc, #108]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f16:	f023 0301 	bic.w	r3, r3, #1
 8006f1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006f1e:	4b19      	ldr	r3, [pc, #100]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f24:	4a17      	ldr	r2, [pc, #92]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f26:	f023 0304 	bic.w	r3, r3, #4
 8006f2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d016      	beq.n	8006f64 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f36:	f7fd fba7 	bl	8004688 <HAL_GetTick>
 8006f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f3c:	e00a      	b.n	8006f54 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f3e:	f7fd fba3 	bl	8004688 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e169      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f54:	4b0b      	ldr	r3, [pc, #44]	; (8006f84 <HAL_RCC_OscConfig+0x578>)
 8006f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0ed      	beq.n	8006f3e <HAL_RCC_OscConfig+0x532>
 8006f62:	e01a      	b.n	8006f9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f64:	f7fd fb90 	bl	8004688 <HAL_GetTick>
 8006f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f6a:	e00f      	b.n	8006f8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f6c:	f7fd fb8c 	bl	8004688 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d906      	bls.n	8006f8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e152      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
 8006f82:	bf00      	nop
 8006f84:	40021000 	.word	0x40021000
 8006f88:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f8c:	4ba8      	ldr	r3, [pc, #672]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1e8      	bne.n	8006f6c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f9a:	7ffb      	ldrb	r3, [r7, #31]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d105      	bne.n	8006fac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fa0:	4ba3      	ldr	r3, [pc, #652]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fa4:	4aa2      	ldr	r2, [pc, #648]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006fa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006faa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0320 	and.w	r3, r3, #32
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d03c      	beq.n	8007032 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d01c      	beq.n	8006ffa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006fc0:	4b9b      	ldr	r3, [pc, #620]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006fc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006fc6:	4a9a      	ldr	r2, [pc, #616]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006fc8:	f043 0301 	orr.w	r3, r3, #1
 8006fcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fd0:	f7fd fb5a 	bl	8004688 <HAL_GetTick>
 8006fd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006fd8:	f7fd fb56 	bl	8004688 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e11e      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006fea:	4b91      	ldr	r3, [pc, #580]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006fec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0ef      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x5cc>
 8006ff8:	e01b      	b.n	8007032 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006ffa:	4b8d      	ldr	r3, [pc, #564]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8006ffc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007000:	4a8b      	ldr	r2, [pc, #556]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007002:	f023 0301 	bic.w	r3, r3, #1
 8007006:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800700a:	f7fd fb3d 	bl	8004688 <HAL_GetTick>
 800700e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007010:	e008      	b.n	8007024 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007012:	f7fd fb39 	bl	8004688 <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b02      	cmp	r3, #2
 800701e:	d901      	bls.n	8007024 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e101      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007024:	4b82      	ldr	r3, [pc, #520]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007026:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800702a:	f003 0302 	and.w	r3, r3, #2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1ef      	bne.n	8007012 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007036:	2b00      	cmp	r3, #0
 8007038:	f000 80f5 	beq.w	8007226 <HAL_RCC_OscConfig+0x81a>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007040:	2b02      	cmp	r3, #2
 8007042:	f040 80cb 	bne.w	80071dc <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007046:	4b7a      	ldr	r3, [pc, #488]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	f003 0203 	and.w	r2, r3, #3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007056:	429a      	cmp	r2, r3
 8007058:	d12c      	bne.n	80070b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007064:	3b01      	subs	r3, #1
 8007066:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007068:	429a      	cmp	r2, r3
 800706a:	d123      	bne.n	80070b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007076:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007078:	429a      	cmp	r2, r3
 800707a:	d11b      	bne.n	80070b4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007086:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007088:	429a      	cmp	r2, r3
 800708a:	d113      	bne.n	80070b4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007096:	085b      	lsrs	r3, r3, #1
 8007098:	3b01      	subs	r3, #1
 800709a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800709c:	429a      	cmp	r2, r3
 800709e:	d109      	bne.n	80070b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070aa:	085b      	lsrs	r3, r3, #1
 80070ac:	3b01      	subs	r3, #1
 80070ae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d06d      	beq.n	8007190 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	2b0c      	cmp	r3, #12
 80070b8:	d068      	beq.n	800718c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80070ba:	4b5d      	ldr	r3, [pc, #372]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d105      	bne.n	80070d2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80070c6:	4b5a      	ldr	r3, [pc, #360]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e0a8      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80070d6:	4b56      	ldr	r3, [pc, #344]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a55      	ldr	r2, [pc, #340]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80070dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070e0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80070e2:	f7fd fad1 	bl	8004688 <HAL_GetTick>
 80070e6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070e8:	e008      	b.n	80070fc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070ea:	f7fd facd 	bl	8004688 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d901      	bls.n	80070fc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	e095      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070fc:	4b4c      	ldr	r3, [pc, #304]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1f0      	bne.n	80070ea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007108:	4b49      	ldr	r3, [pc, #292]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800710a:	68da      	ldr	r2, [r3, #12]
 800710c:	4b49      	ldr	r3, [pc, #292]	; (8007234 <HAL_RCC_OscConfig+0x828>)
 800710e:	4013      	ands	r3, r2
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007118:	3a01      	subs	r2, #1
 800711a:	0112      	lsls	r2, r2, #4
 800711c:	4311      	orrs	r1, r2
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007122:	0212      	lsls	r2, r2, #8
 8007124:	4311      	orrs	r1, r2
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800712a:	0852      	lsrs	r2, r2, #1
 800712c:	3a01      	subs	r2, #1
 800712e:	0552      	lsls	r2, r2, #21
 8007130:	4311      	orrs	r1, r2
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007136:	0852      	lsrs	r2, r2, #1
 8007138:	3a01      	subs	r2, #1
 800713a:	0652      	lsls	r2, r2, #25
 800713c:	4311      	orrs	r1, r2
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007142:	06d2      	lsls	r2, r2, #27
 8007144:	430a      	orrs	r2, r1
 8007146:	493a      	ldr	r1, [pc, #232]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007148:	4313      	orrs	r3, r2
 800714a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800714c:	4b38      	ldr	r3, [pc, #224]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a37      	ldr	r2, [pc, #220]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007152:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007156:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007158:	4b35      	ldr	r3, [pc, #212]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	4a34      	ldr	r2, [pc, #208]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800715e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007162:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007164:	f7fd fa90 	bl	8004688 <HAL_GetTick>
 8007168:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800716a:	e008      	b.n	800717e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800716c:	f7fd fa8c 	bl	8004688 <HAL_GetTick>
 8007170:	4602      	mov	r2, r0
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	2b02      	cmp	r3, #2
 8007178:	d901      	bls.n	800717e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800717a:	2303      	movs	r3, #3
 800717c:	e054      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800717e:	4b2c      	ldr	r3, [pc, #176]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d0f0      	beq.n	800716c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800718a:	e04c      	b.n	8007226 <HAL_RCC_OscConfig+0x81a>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e04b      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007190:	4b27      	ldr	r3, [pc, #156]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d144      	bne.n	8007226 <HAL_RCC_OscConfig+0x81a>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800719c:	4b24      	ldr	r3, [pc, #144]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a23      	ldr	r2, [pc, #140]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80071a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80071a8:	4b21      	ldr	r3, [pc, #132]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	4a20      	ldr	r2, [pc, #128]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80071b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80071b4:	f7fd fa68 	bl	8004688 <HAL_GetTick>
 80071b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ba:	e008      	b.n	80071ce <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071bc:	f7fd fa64 	bl	8004688 <HAL_GetTick>
 80071c0:	4602      	mov	r2, r0
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e02c      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ce:	4b18      	ldr	r3, [pc, #96]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d0f0      	beq.n	80071bc <HAL_RCC_OscConfig+0x7b0>
 80071da:	e024      	b.n	8007226 <HAL_RCC_OscConfig+0x81a>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	2b0c      	cmp	r3, #12
 80071e0:	d01f      	beq.n	8007222 <HAL_RCC_OscConfig+0x816>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071e2:	4b13      	ldr	r3, [pc, #76]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a12      	ldr	r2, [pc, #72]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 80071e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ee:	f7fd fa4b 	bl	8004688 <HAL_GetTick>
 80071f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071f4:	e008      	b.n	8007208 <HAL_RCC_OscConfig+0x7fc>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071f6:	f7fd fa47 	bl	8004688 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	2b02      	cmp	r3, #2
 8007202:	d901      	bls.n	8007208 <HAL_RCC_OscConfig+0x7fc>
          {
            return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e00f      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007208:	4b09      	ldr	r3, [pc, #36]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1f0      	bne.n	80071f6 <HAL_RCC_OscConfig+0x7ea>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007214:	4b06      	ldr	r3, [pc, #24]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 8007216:	68da      	ldr	r2, [r3, #12]
 8007218:	4905      	ldr	r1, [pc, #20]	; (8007230 <HAL_RCC_OscConfig+0x824>)
 800721a:	4b07      	ldr	r3, [pc, #28]	; (8007238 <HAL_RCC_OscConfig+0x82c>)
 800721c:	4013      	ands	r3, r2
 800721e:	60cb      	str	r3, [r1, #12]
 8007220:	e001      	b.n	8007226 <HAL_RCC_OscConfig+0x81a>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e000      	b.n	8007228 <HAL_RCC_OscConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007226:	2300      	movs	r3, #0
}
 8007228:	4618      	mov	r0, r3
 800722a:	3720      	adds	r7, #32
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}
 8007230:	40021000 	.word	0x40021000
 8007234:	019d808c 	.word	0x019d808c
 8007238:	feeefffc 	.word	0xfeeefffc

0800723c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e0e7      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007250:	4b75      	ldr	r3, [pc, #468]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0307 	and.w	r3, r3, #7
 8007258:	683a      	ldr	r2, [r7, #0]
 800725a:	429a      	cmp	r2, r3
 800725c:	d910      	bls.n	8007280 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800725e:	4b72      	ldr	r3, [pc, #456]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f023 0207 	bic.w	r2, r3, #7
 8007266:	4970      	ldr	r1, [pc, #448]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	4313      	orrs	r3, r2
 800726c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800726e:	4b6e      	ldr	r3, [pc, #440]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0307 	and.w	r3, r3, #7
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	429a      	cmp	r2, r3
 800727a:	d001      	beq.n	8007280 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e0cf      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0302 	and.w	r3, r3, #2
 8007288:	2b00      	cmp	r3, #0
 800728a:	d010      	beq.n	80072ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	4b66      	ldr	r3, [pc, #408]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007298:	429a      	cmp	r2, r3
 800729a:	d908      	bls.n	80072ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800729c:	4b63      	ldr	r3, [pc, #396]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	4960      	ldr	r1, [pc, #384]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80072aa:	4313      	orrs	r3, r2
 80072ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d04c      	beq.n	8007354 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	2b03      	cmp	r3, #3
 80072c0:	d107      	bne.n	80072d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072c2:	4b5a      	ldr	r3, [pc, #360]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d121      	bne.n	8007312 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e0a6      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d107      	bne.n	80072ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072da:	4b54      	ldr	r3, [pc, #336]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d115      	bne.n	8007312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e09a      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d107      	bne.n	8007302 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072f2:	4b4e      	ldr	r3, [pc, #312]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0302 	and.w	r3, r3, #2
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d109      	bne.n	8007312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e08e      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007302:	4b4a      	ldr	r3, [pc, #296]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e086      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007312:	4b46      	ldr	r3, [pc, #280]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f023 0203 	bic.w	r2, r3, #3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	4943      	ldr	r1, [pc, #268]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007320:	4313      	orrs	r3, r2
 8007322:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007324:	f7fd f9b0 	bl	8004688 <HAL_GetTick>
 8007328:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800732a:	e00a      	b.n	8007342 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800732c:	f7fd f9ac 	bl	8004688 <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	f241 3288 	movw	r2, #5000	; 0x1388
 800733a:	4293      	cmp	r3, r2
 800733c:	d901      	bls.n	8007342 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e06e      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007342:	4b3a      	ldr	r3, [pc, #232]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 020c 	and.w	r2, r3, #12
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	429a      	cmp	r2, r3
 8007352:	d1eb      	bne.n	800732c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d010      	beq.n	8007382 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	4b31      	ldr	r3, [pc, #196]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800736c:	429a      	cmp	r2, r3
 800736e:	d208      	bcs.n	8007382 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007370:	4b2e      	ldr	r3, [pc, #184]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	492b      	ldr	r1, [pc, #172]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 800737e:	4313      	orrs	r3, r2
 8007380:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007382:	4b29      	ldr	r3, [pc, #164]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0307 	and.w	r3, r3, #7
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	429a      	cmp	r2, r3
 800738e:	d210      	bcs.n	80073b2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007390:	4b25      	ldr	r3, [pc, #148]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f023 0207 	bic.w	r2, r3, #7
 8007398:	4923      	ldr	r1, [pc, #140]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	4313      	orrs	r3, r2
 800739e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073a0:	4b21      	ldr	r3, [pc, #132]	; (8007428 <HAL_RCC_ClockConfig+0x1ec>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d001      	beq.n	80073b2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e036      	b.n	8007420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0304 	and.w	r3, r3, #4
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d008      	beq.n	80073d0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073be:	4b1b      	ldr	r3, [pc, #108]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	4918      	ldr	r1, [pc, #96]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80073cc:	4313      	orrs	r3, r2
 80073ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0308 	and.w	r3, r3, #8
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d009      	beq.n	80073f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073dc:	4b13      	ldr	r3, [pc, #76]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	4910      	ldr	r1, [pc, #64]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80073f0:	f000 f858 	bl	80074a4 <HAL_RCC_GetSysClockFreq>
 80073f4:	4602      	mov	r2, r0
 80073f6:	4b0d      	ldr	r3, [pc, #52]	; (800742c <HAL_RCC_ClockConfig+0x1f0>)
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	091b      	lsrs	r3, r3, #4
 80073fc:	f003 030f 	and.w	r3, r3, #15
 8007400:	490b      	ldr	r1, [pc, #44]	; (8007430 <HAL_RCC_ClockConfig+0x1f4>)
 8007402:	5ccb      	ldrb	r3, [r1, r3]
 8007404:	f003 031f 	and.w	r3, r3, #31
 8007408:	fa22 f303 	lsr.w	r3, r2, r3
 800740c:	4a09      	ldr	r2, [pc, #36]	; (8007434 <HAL_RCC_ClockConfig+0x1f8>)
 800740e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007410:	4b09      	ldr	r3, [pc, #36]	; (8007438 <HAL_RCC_ClockConfig+0x1fc>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4618      	mov	r0, r3
 8007416:	f7fd f8e7 	bl	80045e8 <HAL_InitTick>
 800741a:	4603      	mov	r3, r0
 800741c:	72fb      	strb	r3, [r7, #11]

  return status;
 800741e:	7afb      	ldrb	r3, [r7, #11]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40022000 	.word	0x40022000
 800742c:	40021000 	.word	0x40021000
 8007430:	08009588 	.word	0x08009588
 8007434:	200000c8 	.word	0x200000c8
 8007438:	200000c0 	.word	0x200000c0

0800743c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	; 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8007448:	4b15      	ldr	r3, [pc, #84]	; (80074a0 <HAL_RCC_MCOConfig+0x64>)
 800744a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800744c:	4a14      	ldr	r2, [pc, #80]	; (80074a0 <HAL_RCC_MCOConfig+0x64>)
 800744e:	f043 0301 	orr.w	r3, r3, #1
 8007452:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007454:	4b12      	ldr	r3, [pc, #72]	; (80074a0 <HAL_RCC_MCOConfig+0x64>)
 8007456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	613b      	str	r3, [r7, #16]
 800745e:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8007460:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007466:	2302      	movs	r3, #2
 8007468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800746a:	2302      	movs	r3, #2
 800746c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800746e:	2300      	movs	r3, #0
 8007470:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007472:	2300      	movs	r3, #0
 8007474:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007476:	f107 0314 	add.w	r3, r7, #20
 800747a:	4619      	mov	r1, r3
 800747c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007480:	f7fe f864 	bl	800554c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8007484:	4b06      	ldr	r3, [pc, #24]	; (80074a0 <HAL_RCC_MCOConfig+0x64>)
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800748c:	68b9      	ldr	r1, [r7, #8]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	430b      	orrs	r3, r1
 8007492:	4903      	ldr	r1, [pc, #12]	; (80074a0 <HAL_RCC_MCOConfig+0x64>)
 8007494:	4313      	orrs	r3, r2
 8007496:	608b      	str	r3, [r1, #8]
}
 8007498:	bf00      	nop
 800749a:	3728      	adds	r7, #40	; 0x28
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	40021000 	.word	0x40021000

080074a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b089      	sub	sp, #36	; 0x24
 80074a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	61fb      	str	r3, [r7, #28]
 80074ae:	2300      	movs	r3, #0
 80074b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074b2:	4b3e      	ldr	r3, [pc, #248]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f003 030c 	and.w	r3, r3, #12
 80074ba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074bc:	4b3b      	ldr	r3, [pc, #236]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d005      	beq.n	80074d8 <HAL_RCC_GetSysClockFreq+0x34>
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	2b0c      	cmp	r3, #12
 80074d0:	d121      	bne.n	8007516 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d11e      	bne.n	8007516 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80074d8:	4b34      	ldr	r3, [pc, #208]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d107      	bne.n	80074f4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80074e4:	4b31      	ldr	r3, [pc, #196]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 80074e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074ea:	0a1b      	lsrs	r3, r3, #8
 80074ec:	f003 030f 	and.w	r3, r3, #15
 80074f0:	61fb      	str	r3, [r7, #28]
 80074f2:	e005      	b.n	8007500 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80074f4:	4b2d      	ldr	r3, [pc, #180]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	091b      	lsrs	r3, r3, #4
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007500:	4a2b      	ldr	r2, [pc, #172]	; (80075b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007508:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10d      	bne.n	800752c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007514:	e00a      	b.n	800752c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	2b04      	cmp	r3, #4
 800751a:	d102      	bne.n	8007522 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800751c:	4b25      	ldr	r3, [pc, #148]	; (80075b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800751e:	61bb      	str	r3, [r7, #24]
 8007520:	e004      	b.n	800752c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	2b08      	cmp	r3, #8
 8007526:	d101      	bne.n	800752c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007528:	4b23      	ldr	r3, [pc, #140]	; (80075b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800752a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	2b0c      	cmp	r3, #12
 8007530:	d134      	bne.n	800759c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007532:	4b1e      	ldr	r3, [pc, #120]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	f003 0303 	and.w	r3, r3, #3
 800753a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b02      	cmp	r3, #2
 8007540:	d003      	beq.n	800754a <HAL_RCC_GetSysClockFreq+0xa6>
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	2b03      	cmp	r3, #3
 8007546:	d003      	beq.n	8007550 <HAL_RCC_GetSysClockFreq+0xac>
 8007548:	e005      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800754a:	4b1a      	ldr	r3, [pc, #104]	; (80075b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800754c:	617b      	str	r3, [r7, #20]
      break;
 800754e:	e005      	b.n	800755c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007550:	4b19      	ldr	r3, [pc, #100]	; (80075b8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007552:	617b      	str	r3, [r7, #20]
      break;
 8007554:	e002      	b.n	800755c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	617b      	str	r3, [r7, #20]
      break;
 800755a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800755c:	4b13      	ldr	r3, [pc, #76]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	091b      	lsrs	r3, r3, #4
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	3301      	adds	r3, #1
 8007568:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800756a:	4b10      	ldr	r3, [pc, #64]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	0a1b      	lsrs	r3, r3, #8
 8007570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	fb02 f203 	mul.w	r2, r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007580:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007582:	4b0a      	ldr	r3, [pc, #40]	; (80075ac <HAL_RCC_GetSysClockFreq+0x108>)
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	0e5b      	lsrs	r3, r3, #25
 8007588:	f003 0303 	and.w	r3, r3, #3
 800758c:	3301      	adds	r3, #1
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	fbb2 f3f3 	udiv	r3, r2, r3
 800759a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800759c:	69bb      	ldr	r3, [r7, #24]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3724      	adds	r7, #36	; 0x24
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	40021000 	.word	0x40021000
 80075b0:	080095a0 	.word	0x080095a0
 80075b4:	00f42400 	.word	0x00f42400
 80075b8:	007a1200 	.word	0x007a1200

080075bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075bc:	b480      	push	{r7}
 80075be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075c0:	4b03      	ldr	r3, [pc, #12]	; (80075d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80075c2:	681b      	ldr	r3, [r3, #0]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	46bd      	mov	sp, r7
 80075c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	200000c8 	.word	0x200000c8

080075d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80075d8:	f7ff fff0 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 80075dc:	4602      	mov	r2, r0
 80075de:	4b06      	ldr	r3, [pc, #24]	; (80075f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	0a1b      	lsrs	r3, r3, #8
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	4904      	ldr	r1, [pc, #16]	; (80075fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80075ea:	5ccb      	ldrb	r3, [r1, r3]
 80075ec:	f003 031f 	and.w	r3, r3, #31
 80075f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	40021000 	.word	0x40021000
 80075fc:	08009598 	.word	0x08009598

08007600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007604:	f7ff ffda 	bl	80075bc <HAL_RCC_GetHCLKFreq>
 8007608:	4602      	mov	r2, r0
 800760a:	4b06      	ldr	r3, [pc, #24]	; (8007624 <HAL_RCC_GetPCLK2Freq+0x24>)
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	0adb      	lsrs	r3, r3, #11
 8007610:	f003 0307 	and.w	r3, r3, #7
 8007614:	4904      	ldr	r1, [pc, #16]	; (8007628 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007616:	5ccb      	ldrb	r3, [r1, r3]
 8007618:	f003 031f 	and.w	r3, r3, #31
 800761c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007620:	4618      	mov	r0, r3
 8007622:	bd80      	pop	{r7, pc}
 8007624:	40021000 	.word	0x40021000
 8007628:	08009598 	.word	0x08009598

0800762c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007638:	4b2a      	ldr	r3, [pc, #168]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800763a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800763c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d003      	beq.n	800764c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007644:	f7ff f97e 	bl	8006944 <HAL_PWREx_GetVoltageRange>
 8007648:	6178      	str	r0, [r7, #20]
 800764a:	e014      	b.n	8007676 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800764c:	4b25      	ldr	r3, [pc, #148]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800764e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007650:	4a24      	ldr	r2, [pc, #144]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007656:	6593      	str	r3, [r2, #88]	; 0x58
 8007658:	4b22      	ldr	r3, [pc, #136]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800765a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800765c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007660:	60fb      	str	r3, [r7, #12]
 8007662:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007664:	f7ff f96e 	bl	8006944 <HAL_PWREx_GetVoltageRange>
 8007668:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800766a:	4b1e      	ldr	r3, [pc, #120]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800766c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800766e:	4a1d      	ldr	r2, [pc, #116]	; (80076e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007674:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800767c:	d10b      	bne.n	8007696 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b80      	cmp	r3, #128	; 0x80
 8007682:	d919      	bls.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2ba0      	cmp	r3, #160	; 0xa0
 8007688:	d902      	bls.n	8007690 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800768a:	2302      	movs	r3, #2
 800768c:	613b      	str	r3, [r7, #16]
 800768e:	e013      	b.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007690:	2301      	movs	r3, #1
 8007692:	613b      	str	r3, [r7, #16]
 8007694:	e010      	b.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b80      	cmp	r3, #128	; 0x80
 800769a:	d902      	bls.n	80076a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800769c:	2303      	movs	r3, #3
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	e00a      	b.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2b80      	cmp	r3, #128	; 0x80
 80076a6:	d102      	bne.n	80076ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80076a8:	2302      	movs	r3, #2
 80076aa:	613b      	str	r3, [r7, #16]
 80076ac:	e004      	b.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b70      	cmp	r3, #112	; 0x70
 80076b2:	d101      	bne.n	80076b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80076b4:	2301      	movs	r3, #1
 80076b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80076b8:	4b0b      	ldr	r3, [pc, #44]	; (80076e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f023 0207 	bic.w	r2, r3, #7
 80076c0:	4909      	ldr	r1, [pc, #36]	; (80076e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80076c8:	4b07      	ldr	r3, [pc, #28]	; (80076e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 0307 	and.w	r3, r3, #7
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d001      	beq.n	80076da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e000      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3718      	adds	r7, #24
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	40021000 	.word	0x40021000
 80076e8:	40022000 	.word	0x40022000

080076ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80076f4:	2300      	movs	r3, #0
 80076f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80076f8:	2300      	movs	r3, #0
 80076fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007704:	2b00      	cmp	r3, #0
 8007706:	d041      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800770c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007710:	d02a      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007712:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007716:	d824      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007718:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800771c:	d008      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800771e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007722:	d81e      	bhi.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00a      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800772c:	d010      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800772e:	e018      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007730:	4b86      	ldr	r3, [pc, #536]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	4a85      	ldr	r2, [pc, #532]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800773a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800773c:	e015      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	3304      	adds	r3, #4
 8007742:	2100      	movs	r1, #0
 8007744:	4618      	mov	r0, r3
 8007746:	f000 facd 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 800774a:	4603      	mov	r3, r0
 800774c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800774e:	e00c      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	3320      	adds	r3, #32
 8007754:	2100      	movs	r1, #0
 8007756:	4618      	mov	r0, r3
 8007758:	f000 fbb6 	bl	8007ec8 <RCCEx_PLLSAI2_Config>
 800775c:	4603      	mov	r3, r0
 800775e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007760:	e003      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	74fb      	strb	r3, [r7, #19]
      break;
 8007766:	e000      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007768:	bf00      	nop
    }

    if(ret == HAL_OK)
 800776a:	7cfb      	ldrb	r3, [r7, #19]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10b      	bne.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007770:	4b76      	ldr	r3, [pc, #472]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007776:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800777e:	4973      	ldr	r1, [pc, #460]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007780:	4313      	orrs	r3, r2
 8007782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007786:	e001      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007788:	7cfb      	ldrb	r3, [r7, #19]
 800778a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d041      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800779c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077a0:	d02a      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80077a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077a6:	d824      	bhi.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80077a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077ac:	d008      	beq.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80077ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077b2:	d81e      	bhi.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00a      	beq.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80077b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077bc:	d010      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80077be:	e018      	b.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80077c0:	4b62      	ldr	r3, [pc, #392]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	4a61      	ldr	r2, [pc, #388]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077ca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80077cc:	e015      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	3304      	adds	r3, #4
 80077d2:	2100      	movs	r1, #0
 80077d4:	4618      	mov	r0, r3
 80077d6:	f000 fa85 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 80077da:	4603      	mov	r3, r0
 80077dc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80077de:	e00c      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3320      	adds	r3, #32
 80077e4:	2100      	movs	r1, #0
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 fb6e 	bl	8007ec8 <RCCEx_PLLSAI2_Config>
 80077ec:	4603      	mov	r3, r0
 80077ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80077f0:	e003      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	74fb      	strb	r3, [r7, #19]
      break;
 80077f6:	e000      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80077f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077fa:	7cfb      	ldrb	r3, [r7, #19]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10b      	bne.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007800:	4b52      	ldr	r3, [pc, #328]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007806:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800780e:	494f      	ldr	r1, [pc, #316]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007810:	4313      	orrs	r3, r2
 8007812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007816:	e001      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007818:	7cfb      	ldrb	r3, [r7, #19]
 800781a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 80a0 	beq.w	800796a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800782a:	2300      	movs	r3, #0
 800782c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800782e:	4b47      	ldr	r3, [pc, #284]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800783a:	2301      	movs	r3, #1
 800783c:	e000      	b.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800783e:	2300      	movs	r3, #0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00d      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007844:	4b41      	ldr	r3, [pc, #260]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007848:	4a40      	ldr	r2, [pc, #256]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800784a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800784e:	6593      	str	r3, [r2, #88]	; 0x58
 8007850:	4b3e      	ldr	r3, [pc, #248]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007858:	60bb      	str	r3, [r7, #8]
 800785a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800785c:	2301      	movs	r3, #1
 800785e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007860:	4b3b      	ldr	r3, [pc, #236]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a3a      	ldr	r2, [pc, #232]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800786a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800786c:	f7fc ff0c 	bl	8004688 <HAL_GetTick>
 8007870:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007872:	e009      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007874:	f7fc ff08 	bl	8004688 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	2b02      	cmp	r3, #2
 8007880:	d902      	bls.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	74fb      	strb	r3, [r7, #19]
        break;
 8007886:	e005      	b.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007888:	4b31      	ldr	r3, [pc, #196]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007890:	2b00      	cmp	r3, #0
 8007892:	d0ef      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007894:	7cfb      	ldrb	r3, [r7, #19]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d15c      	bne.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800789a:	4b2c      	ldr	r3, [pc, #176]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800789c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d01f      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x200>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d019      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80078b8:	4b24      	ldr	r3, [pc, #144]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078c4:	4b21      	ldr	r3, [pc, #132]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ca:	4a20      	ldr	r2, [pc, #128]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078d4:	4b1d      	ldr	r3, [pc, #116]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078da:	4a1c      	ldr	r2, [pc, #112]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80078e4:	4a19      	ldr	r2, [pc, #100]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d016      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f6:	f7fc fec7 	bl	8004688 <HAL_GetTick>
 80078fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078fc:	e00b      	b.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078fe:	f7fc fec3 	bl	8004688 <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	f241 3288 	movw	r2, #5000	; 0x1388
 800790c:	4293      	cmp	r3, r2
 800790e:	d902      	bls.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	74fb      	strb	r3, [r7, #19]
            break;
 8007914:	e006      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007916:	4b0d      	ldr	r3, [pc, #52]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0ec      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007924:	7cfb      	ldrb	r3, [r7, #19]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10c      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800792a:	4b08      	ldr	r3, [pc, #32]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800792c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007930:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800793a:	4904      	ldr	r1, [pc, #16]	; (800794c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800793c:	4313      	orrs	r3, r2
 800793e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007942:	e009      	b.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007944:	7cfb      	ldrb	r3, [r7, #19]
 8007946:	74bb      	strb	r3, [r7, #18]
 8007948:	e006      	b.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800794a:	bf00      	nop
 800794c:	40021000 	.word	0x40021000
 8007950:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007954:	7cfb      	ldrb	r3, [r7, #19]
 8007956:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007958:	7c7b      	ldrb	r3, [r7, #17]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d105      	bne.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800795e:	4ba6      	ldr	r3, [pc, #664]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007962:	4aa5      	ldr	r2, [pc, #660]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007968:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00a      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007976:	4ba0      	ldr	r3, [pc, #640]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800797c:	f023 0203 	bic.w	r2, r3, #3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007984:	499c      	ldr	r1, [pc, #624]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007986:	4313      	orrs	r3, r2
 8007988:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0302 	and.w	r3, r3, #2
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007998:	4b97      	ldr	r3, [pc, #604]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800799a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800799e:	f023 020c 	bic.w	r2, r3, #12
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079a6:	4994      	ldr	r1, [pc, #592]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0304 	and.w	r3, r3, #4
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80079ba:	4b8f      	ldr	r3, [pc, #572]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80079bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c8:	498b      	ldr	r1, [pc, #556]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0308 	and.w	r3, r3, #8
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00a      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079dc:	4b86      	ldr	r3, [pc, #536]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80079de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ea:	4983      	ldr	r1, [pc, #524]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80079ec:	4313      	orrs	r3, r2
 80079ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f003 0310 	and.w	r3, r3, #16
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00a      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80079fe:	4b7e      	ldr	r3, [pc, #504]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0c:	497a      	ldr	r1, [pc, #488]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0320 	and.w	r3, r3, #32
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00a      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a20:	4b75      	ldr	r3, [pc, #468]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a26:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a2e:	4972      	ldr	r1, [pc, #456]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00a      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a42:	4b6d      	ldr	r3, [pc, #436]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a50:	4969      	ldr	r1, [pc, #420]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00a      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a64:	4b64      	ldr	r3, [pc, #400]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a72:	4961      	ldr	r1, [pc, #388]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a74:	4313      	orrs	r3, r2
 8007a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00a      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007a86:	4b5c      	ldr	r3, [pc, #368]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a8c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a94:	4958      	ldr	r1, [pc, #352]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00a      	beq.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007aa8:	4b53      	ldr	r3, [pc, #332]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ab6:	4950      	ldr	r1, [pc, #320]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00a      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007aca:	4b4b      	ldr	r3, [pc, #300]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ad0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ad8:	4947      	ldr	r1, [pc, #284]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007ada:	4313      	orrs	r3, r2
 8007adc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007aec:	4b42      	ldr	r3, [pc, #264]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007aee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007af2:	f023 0203 	bic.w	r2, r3, #3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007afa:	493f      	ldr	r1, [pc, #252]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007afc:	4313      	orrs	r3, r2
 8007afe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d028      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b0e:	4b3a      	ldr	r3, [pc, #232]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b14:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b1c:	4936      	ldr	r1, [pc, #216]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b2c:	d106      	bne.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b2e:	4b32      	ldr	r3, [pc, #200]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	4a31      	ldr	r2, [pc, #196]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b38:	60d3      	str	r3, [r2, #12]
 8007b3a:	e011      	b.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b44:	d10c      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	3304      	adds	r3, #4
 8007b4a:	2101      	movs	r1, #1
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 f8c9 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 8007b52:	4603      	mov	r3, r0
 8007b54:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007b56:	7cfb      	ldrb	r3, [r7, #19]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8007b5c:	7cfb      	ldrb	r3, [r7, #19]
 8007b5e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d028      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007b6c:	4b22      	ldr	r3, [pc, #136]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b72:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b7a:	491f      	ldr	r1, [pc, #124]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b8a:	d106      	bne.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b8c:	4b1a      	ldr	r3, [pc, #104]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	4a19      	ldr	r2, [pc, #100]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b96:	60d3      	str	r3, [r2, #12]
 8007b98:	e011      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ba2:	d10c      	bne.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	2101      	movs	r1, #1
 8007baa:	4618      	mov	r0, r3
 8007bac:	f000 f89a 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007bb4:	7cfb      	ldrb	r3, [r7, #19]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d001      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8007bba:	7cfb      	ldrb	r3, [r7, #19]
 8007bbc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d02a      	beq.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007bca:	4b0b      	ldr	r3, [pc, #44]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bd0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bd8:	4907      	ldr	r1, [pc, #28]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007be4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007be8:	d108      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bea:	4b03      	ldr	r3, [pc, #12]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	4a02      	ldr	r2, [pc, #8]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007bf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bf4:	60d3      	str	r3, [r2, #12]
 8007bf6:	e013      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8007bf8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c04:	d10c      	bne.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	3304      	adds	r3, #4
 8007c0a:	2101      	movs	r1, #1
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f000 f869 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 8007c12:	4603      	mov	r3, r0
 8007c14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c16:	7cfb      	ldrb	r3, [r7, #19]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8007c1c:	7cfb      	ldrb	r3, [r7, #19]
 8007c1e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d02f      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c2c:	4b2c      	ldr	r3, [pc, #176]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c3a:	4929      	ldr	r1, [pc, #164]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c4a:	d10d      	bne.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	3304      	adds	r3, #4
 8007c50:	2102      	movs	r1, #2
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 f846 	bl	8007ce4 <RCCEx_PLLSAI1_Config>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c5c:	7cfb      	ldrb	r3, [r7, #19]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d014      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8007c62:	7cfb      	ldrb	r3, [r7, #19]
 8007c64:	74bb      	strb	r3, [r7, #18]
 8007c66:	e011      	b.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c70:	d10c      	bne.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	3320      	adds	r3, #32
 8007c76:	2102      	movs	r1, #2
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f000 f925 	bl	8007ec8 <RCCEx_PLLSAI2_Config>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c82:	7cfb      	ldrb	r3, [r7, #19]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d001      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8007c88:	7cfb      	ldrb	r3, [r7, #19]
 8007c8a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00b      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007c98:	4b11      	ldr	r3, [pc, #68]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c9e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ca8:	490d      	ldr	r1, [pc, #52]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00b      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007cbc:	4b08      	ldr	r3, [pc, #32]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cc2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ccc:	4904      	ldr	r1, [pc, #16]	; (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007cd4:	7cbb      	ldrb	r3, [r7, #18]
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3718      	adds	r7, #24
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	40021000 	.word	0x40021000

08007ce4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007cf2:	4b74      	ldr	r3, [pc, #464]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	f003 0303 	and.w	r3, r3, #3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d018      	beq.n	8007d30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007cfe:	4b71      	ldr	r3, [pc, #452]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f003 0203 	and.w	r2, r3, #3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d10d      	bne.n	8007d2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
       ||
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d009      	beq.n	8007d2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007d16:	4b6b      	ldr	r3, [pc, #428]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	091b      	lsrs	r3, r3, #4
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
       ||
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d047      	beq.n	8007dba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	73fb      	strb	r3, [r7, #15]
 8007d2e:	e044      	b.n	8007dba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b03      	cmp	r3, #3
 8007d36:	d018      	beq.n	8007d6a <RCCEx_PLLSAI1_Config+0x86>
 8007d38:	2b03      	cmp	r3, #3
 8007d3a:	d825      	bhi.n	8007d88 <RCCEx_PLLSAI1_Config+0xa4>
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d002      	beq.n	8007d46 <RCCEx_PLLSAI1_Config+0x62>
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d009      	beq.n	8007d58 <RCCEx_PLLSAI1_Config+0x74>
 8007d44:	e020      	b.n	8007d88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007d46:	4b5f      	ldr	r3, [pc, #380]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d11d      	bne.n	8007d8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007d56:	e01a      	b.n	8007d8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007d58:	4b5a      	ldr	r3, [pc, #360]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d116      	bne.n	8007d92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007d68:	e013      	b.n	8007d92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007d6a:	4b56      	ldr	r3, [pc, #344]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10f      	bne.n	8007d96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007d76:	4b53      	ldr	r3, [pc, #332]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d109      	bne.n	8007d96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007d86:	e006      	b.n	8007d96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d8c:	e004      	b.n	8007d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d8e:	bf00      	nop
 8007d90:	e002      	b.n	8007d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d92:	bf00      	nop
 8007d94:	e000      	b.n	8007d98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d96:	bf00      	nop
    }

    if(status == HAL_OK)
 8007d98:	7bfb      	ldrb	r3, [r7, #15]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10d      	bne.n	8007dba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007d9e:	4b49      	ldr	r3, [pc, #292]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6819      	ldr	r1, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	3b01      	subs	r3, #1
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	430b      	orrs	r3, r1
 8007db4:	4943      	ldr	r1, [pc, #268]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d17c      	bne.n	8007eba <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007dc0:	4b40      	ldr	r3, [pc, #256]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a3f      	ldr	r2, [pc, #252]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007dc6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dcc:	f7fc fc5c 	bl	8004688 <HAL_GetTick>
 8007dd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007dd2:	e009      	b.n	8007de8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007dd4:	f7fc fc58 	bl	8004688 <HAL_GetTick>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d902      	bls.n	8007de8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	73fb      	strb	r3, [r7, #15]
        break;
 8007de6:	e005      	b.n	8007df4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007de8:	4b36      	ldr	r3, [pc, #216]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1ef      	bne.n	8007dd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007df4:	7bfb      	ldrb	r3, [r7, #15]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d15f      	bne.n	8007eba <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d110      	bne.n	8007e22 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007e00:	4b30      	ldr	r3, [pc, #192]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007e08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	6892      	ldr	r2, [r2, #8]
 8007e10:	0211      	lsls	r1, r2, #8
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	68d2      	ldr	r2, [r2, #12]
 8007e16:	06d2      	lsls	r2, r2, #27
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	492a      	ldr	r1, [pc, #168]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	610b      	str	r3, [r1, #16]
 8007e20:	e027      	b.n	8007e72 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d112      	bne.n	8007e4e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007e28:	4b26      	ldr	r3, [pc, #152]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007e30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	6892      	ldr	r2, [r2, #8]
 8007e38:	0211      	lsls	r1, r2, #8
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	6912      	ldr	r2, [r2, #16]
 8007e3e:	0852      	lsrs	r2, r2, #1
 8007e40:	3a01      	subs	r2, #1
 8007e42:	0552      	lsls	r2, r2, #21
 8007e44:	430a      	orrs	r2, r1
 8007e46:	491f      	ldr	r1, [pc, #124]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	610b      	str	r3, [r1, #16]
 8007e4c:	e011      	b.n	8007e72 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007e4e:	4b1d      	ldr	r3, [pc, #116]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007e56:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	6892      	ldr	r2, [r2, #8]
 8007e5e:	0211      	lsls	r1, r2, #8
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	6952      	ldr	r2, [r2, #20]
 8007e64:	0852      	lsrs	r2, r2, #1
 8007e66:	3a01      	subs	r2, #1
 8007e68:	0652      	lsls	r2, r2, #25
 8007e6a:	430a      	orrs	r2, r1
 8007e6c:	4915      	ldr	r1, [pc, #84]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007e72:	4b14      	ldr	r3, [pc, #80]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a13      	ldr	r2, [pc, #76]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007e7c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e7e:	f7fc fc03 	bl	8004688 <HAL_GetTick>
 8007e82:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007e84:	e009      	b.n	8007e9a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007e86:	f7fc fbff 	bl	8004688 <HAL_GetTick>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d902      	bls.n	8007e9a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	73fb      	strb	r3, [r7, #15]
          break;
 8007e98:	e005      	b.n	8007ea6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007e9a:	4b0a      	ldr	r3, [pc, #40]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0ef      	beq.n	8007e86 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d106      	bne.n	8007eba <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007eac:	4b05      	ldr	r3, [pc, #20]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007eae:	691a      	ldr	r2, [r3, #16]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	699b      	ldr	r3, [r3, #24]
 8007eb4:	4903      	ldr	r1, [pc, #12]	; (8007ec4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	40021000 	.word	0x40021000

08007ec8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007ed6:	4b69      	ldr	r3, [pc, #420]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	f003 0303 	and.w	r3, r3, #3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d018      	beq.n	8007f14 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007ee2:	4b66      	ldr	r3, [pc, #408]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	f003 0203 	and.w	r2, r3, #3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d10d      	bne.n	8007f0e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
       ||
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d009      	beq.n	8007f0e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007efa:	4b60      	ldr	r3, [pc, #384]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	091b      	lsrs	r3, r3, #4
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	1c5a      	adds	r2, r3, #1
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
       ||
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d047      	beq.n	8007f9e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	73fb      	strb	r3, [r7, #15]
 8007f12:	e044      	b.n	8007f9e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2b03      	cmp	r3, #3
 8007f1a:	d018      	beq.n	8007f4e <RCCEx_PLLSAI2_Config+0x86>
 8007f1c:	2b03      	cmp	r3, #3
 8007f1e:	d825      	bhi.n	8007f6c <RCCEx_PLLSAI2_Config+0xa4>
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d002      	beq.n	8007f2a <RCCEx_PLLSAI2_Config+0x62>
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d009      	beq.n	8007f3c <RCCEx_PLLSAI2_Config+0x74>
 8007f28:	e020      	b.n	8007f6c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007f2a:	4b54      	ldr	r3, [pc, #336]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f003 0302 	and.w	r3, r3, #2
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d11d      	bne.n	8007f72 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f3a:	e01a      	b.n	8007f72 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007f3c:	4b4f      	ldr	r3, [pc, #316]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d116      	bne.n	8007f76 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f4c:	e013      	b.n	8007f76 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007f4e:	4b4b      	ldr	r3, [pc, #300]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10f      	bne.n	8007f7a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007f5a:	4b48      	ldr	r3, [pc, #288]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d109      	bne.n	8007f7a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007f6a:	e006      	b.n	8007f7a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8007f70:	e004      	b.n	8007f7c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007f72:	bf00      	nop
 8007f74:	e002      	b.n	8007f7c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007f76:	bf00      	nop
 8007f78:	e000      	b.n	8007f7c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007f7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10d      	bne.n	8007f9e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007f82:	4b3e      	ldr	r3, [pc, #248]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6819      	ldr	r1, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	011b      	lsls	r3, r3, #4
 8007f96:	430b      	orrs	r3, r1
 8007f98:	4938      	ldr	r1, [pc, #224]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007f9e:	7bfb      	ldrb	r3, [r7, #15]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d166      	bne.n	8008072 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007fa4:	4b35      	ldr	r3, [pc, #212]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a34      	ldr	r2, [pc, #208]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007faa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fb0:	f7fc fb6a 	bl	8004688 <HAL_GetTick>
 8007fb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007fb6:	e009      	b.n	8007fcc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007fb8:	f7fc fb66 	bl	8004688 <HAL_GetTick>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d902      	bls.n	8007fcc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	73fb      	strb	r3, [r7, #15]
        break;
 8007fca:	e005      	b.n	8007fd8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007fcc:	4b2b      	ldr	r3, [pc, #172]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1ef      	bne.n	8007fb8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007fd8:	7bfb      	ldrb	r3, [r7, #15]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d149      	bne.n	8008072 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d110      	bne.n	8008006 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007fe4:	4b25      	ldr	r3, [pc, #148]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8007fe6:	695b      	ldr	r3, [r3, #20]
 8007fe8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007fec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	6892      	ldr	r2, [r2, #8]
 8007ff4:	0211      	lsls	r1, r2, #8
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	68d2      	ldr	r2, [r2, #12]
 8007ffa:	06d2      	lsls	r2, r2, #27
 8007ffc:	430a      	orrs	r2, r1
 8007ffe:	491f      	ldr	r1, [pc, #124]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008000:	4313      	orrs	r3, r2
 8008002:	614b      	str	r3, [r1, #20]
 8008004:	e011      	b.n	800802a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008006:	4b1d      	ldr	r3, [pc, #116]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800800e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6892      	ldr	r2, [r2, #8]
 8008016:	0211      	lsls	r1, r2, #8
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	6912      	ldr	r2, [r2, #16]
 800801c:	0852      	lsrs	r2, r2, #1
 800801e:	3a01      	subs	r2, #1
 8008020:	0652      	lsls	r2, r2, #25
 8008022:	430a      	orrs	r2, r1
 8008024:	4915      	ldr	r1, [pc, #84]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008026:	4313      	orrs	r3, r2
 8008028:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800802a:	4b14      	ldr	r3, [pc, #80]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a13      	ldr	r2, [pc, #76]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008034:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008036:	f7fc fb27 	bl	8004688 <HAL_GetTick>
 800803a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800803c:	e009      	b.n	8008052 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800803e:	f7fc fb23 	bl	8004688 <HAL_GetTick>
 8008042:	4602      	mov	r2, r0
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	1ad3      	subs	r3, r2, r3
 8008048:	2b02      	cmp	r3, #2
 800804a:	d902      	bls.n	8008052 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800804c:	2303      	movs	r3, #3
 800804e:	73fb      	strb	r3, [r7, #15]
          break;
 8008050:	e005      	b.n	800805e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008052:	4b0a      	ldr	r3, [pc, #40]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0ef      	beq.n	800803e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800805e:	7bfb      	ldrb	r3, [r7, #15]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d106      	bne.n	8008072 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 8008066:	695a      	ldr	r2, [r3, #20]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	4903      	ldr	r1, [pc, #12]	; (800807c <RCCEx_PLLSAI2_Config+0x1b4>)
 800806e:	4313      	orrs	r3, r2
 8008070:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008072:	7bfb      	ldrb	r3, [r7, #15]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40021000 	.word	0x40021000

08008080 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e040      	b.n	8008114 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008096:	2b00      	cmp	r3, #0
 8008098:	d106      	bne.n	80080a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f83a 	bl	800811c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2224      	movs	r2, #36	; 0x24
 80080ac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 0201 	bic.w	r2, r2, #1
 80080bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f8ca 	bl	8008258 <UART_SetConfig>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d101      	bne.n	80080ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e022      	b.n	8008114 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d002      	beq.n	80080dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fb48 	bl	800876c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	685a      	ldr	r2, [r3, #4]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80080fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f042 0201 	orr.w	r2, r2, #1
 800810a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fbcf 	bl	80088b0 <UART_CheckIdleState>
 8008112:	4603      	mov	r3, r0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08a      	sub	sp, #40	; 0x28
 8008134:	af02      	add	r7, sp, #8
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	4613      	mov	r3, r2
 800813e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008144:	2b20      	cmp	r3, #32
 8008146:	f040 8082 	bne.w	800824e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d002      	beq.n	8008156 <HAL_UART_Transmit+0x26>
 8008150:	88fb      	ldrh	r3, [r7, #6]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e07a      	b.n	8008250 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008160:	2b01      	cmp	r3, #1
 8008162:	d101      	bne.n	8008168 <HAL_UART_Transmit+0x38>
 8008164:	2302      	movs	r3, #2
 8008166:	e073      	b.n	8008250 <HAL_UART_Transmit+0x120>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2221      	movs	r2, #33	; 0x21
 800817c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800817e:	f7fc fa83 	bl	8004688 <HAL_GetTick>
 8008182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	88fa      	ldrh	r2, [r7, #6]
 8008188:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	88fa      	ldrh	r2, [r7, #6]
 8008190:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800819c:	d108      	bne.n	80081b0 <HAL_UART_Transmit+0x80>
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	691b      	ldr	r3, [r3, #16]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d104      	bne.n	80081b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80081a6:	2300      	movs	r3, #0
 80081a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	61bb      	str	r3, [r7, #24]
 80081ae:	e003      	b.n	80081b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081b4:	2300      	movs	r3, #0
 80081b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80081c0:	e02d      	b.n	800821e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2200      	movs	r2, #0
 80081ca:	2180      	movs	r1, #128	; 0x80
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 fbb8 	bl	8008942 <UART_WaitOnFlagUntilTimeout>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80081d8:	2303      	movs	r3, #3
 80081da:	e039      	b.n	8008250 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d10b      	bne.n	80081fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	881a      	ldrh	r2, [r3, #0]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081ee:	b292      	uxth	r2, r2
 80081f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	3302      	adds	r3, #2
 80081f6:	61bb      	str	r3, [r7, #24]
 80081f8:	e008      	b.n	800820c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	781a      	ldrb	r2, [r3, #0]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	b292      	uxth	r2, r2
 8008204:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	3301      	adds	r3, #1
 800820a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008212:	b29b      	uxth	r3, r3
 8008214:	3b01      	subs	r3, #1
 8008216:	b29a      	uxth	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008224:	b29b      	uxth	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d1cb      	bne.n	80081c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	2200      	movs	r2, #0
 8008232:	2140      	movs	r1, #64	; 0x40
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 fb84 	bl	8008942 <UART_WaitOnFlagUntilTimeout>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d001      	beq.n	8008244 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008240:	2303      	movs	r3, #3
 8008242:	e005      	b.n	8008250 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2220      	movs	r2, #32
 8008248:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800824a:	2300      	movs	r3, #0
 800824c:	e000      	b.n	8008250 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800824e:	2302      	movs	r3, #2
  }
}
 8008250:	4618      	mov	r0, r3
 8008252:	3720      	adds	r7, #32
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008258:	b5b0      	push	{r4, r5, r7, lr}
 800825a:	b088      	sub	sp, #32
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689a      	ldr	r2, [r3, #8]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	4313      	orrs	r3, r2
 800827a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	4bad      	ldr	r3, [pc, #692]	; (8008538 <UART_SetConfig+0x2e0>)
 8008284:	4013      	ands	r3, r2
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	6812      	ldr	r2, [r2, #0]
 800828a:	69f9      	ldr	r1, [r7, #28]
 800828c:	430b      	orrs	r3, r1
 800828e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	68da      	ldr	r2, [r3, #12]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	430a      	orrs	r2, r1
 80082a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4aa2      	ldr	r2, [pc, #648]	; (800853c <UART_SetConfig+0x2e4>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6a1b      	ldr	r3, [r3, #32]
 80082ba:	69fa      	ldr	r2, [r7, #28]
 80082bc:	4313      	orrs	r3, r2
 80082be:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	69fa      	ldr	r2, [r7, #28]
 80082d0:	430a      	orrs	r2, r1
 80082d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a99      	ldr	r2, [pc, #612]	; (8008540 <UART_SetConfig+0x2e8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d121      	bne.n	8008322 <UART_SetConfig+0xca>
 80082de:	4b99      	ldr	r3, [pc, #612]	; (8008544 <UART_SetConfig+0x2ec>)
 80082e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082e4:	f003 0303 	and.w	r3, r3, #3
 80082e8:	2b03      	cmp	r3, #3
 80082ea:	d817      	bhi.n	800831c <UART_SetConfig+0xc4>
 80082ec:	a201      	add	r2, pc, #4	; (adr r2, 80082f4 <UART_SetConfig+0x9c>)
 80082ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f2:	bf00      	nop
 80082f4:	08008305 	.word	0x08008305
 80082f8:	08008311 	.word	0x08008311
 80082fc:	0800830b 	.word	0x0800830b
 8008300:	08008317 	.word	0x08008317
 8008304:	2301      	movs	r3, #1
 8008306:	76fb      	strb	r3, [r7, #27]
 8008308:	e0e7      	b.n	80084da <UART_SetConfig+0x282>
 800830a:	2302      	movs	r3, #2
 800830c:	76fb      	strb	r3, [r7, #27]
 800830e:	e0e4      	b.n	80084da <UART_SetConfig+0x282>
 8008310:	2304      	movs	r3, #4
 8008312:	76fb      	strb	r3, [r7, #27]
 8008314:	e0e1      	b.n	80084da <UART_SetConfig+0x282>
 8008316:	2308      	movs	r3, #8
 8008318:	76fb      	strb	r3, [r7, #27]
 800831a:	e0de      	b.n	80084da <UART_SetConfig+0x282>
 800831c:	2310      	movs	r3, #16
 800831e:	76fb      	strb	r3, [r7, #27]
 8008320:	e0db      	b.n	80084da <UART_SetConfig+0x282>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a88      	ldr	r2, [pc, #544]	; (8008548 <UART_SetConfig+0x2f0>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d132      	bne.n	8008392 <UART_SetConfig+0x13a>
 800832c:	4b85      	ldr	r3, [pc, #532]	; (8008544 <UART_SetConfig+0x2ec>)
 800832e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008332:	f003 030c 	and.w	r3, r3, #12
 8008336:	2b0c      	cmp	r3, #12
 8008338:	d828      	bhi.n	800838c <UART_SetConfig+0x134>
 800833a:	a201      	add	r2, pc, #4	; (adr r2, 8008340 <UART_SetConfig+0xe8>)
 800833c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008340:	08008375 	.word	0x08008375
 8008344:	0800838d 	.word	0x0800838d
 8008348:	0800838d 	.word	0x0800838d
 800834c:	0800838d 	.word	0x0800838d
 8008350:	08008381 	.word	0x08008381
 8008354:	0800838d 	.word	0x0800838d
 8008358:	0800838d 	.word	0x0800838d
 800835c:	0800838d 	.word	0x0800838d
 8008360:	0800837b 	.word	0x0800837b
 8008364:	0800838d 	.word	0x0800838d
 8008368:	0800838d 	.word	0x0800838d
 800836c:	0800838d 	.word	0x0800838d
 8008370:	08008387 	.word	0x08008387
 8008374:	2300      	movs	r3, #0
 8008376:	76fb      	strb	r3, [r7, #27]
 8008378:	e0af      	b.n	80084da <UART_SetConfig+0x282>
 800837a:	2302      	movs	r3, #2
 800837c:	76fb      	strb	r3, [r7, #27]
 800837e:	e0ac      	b.n	80084da <UART_SetConfig+0x282>
 8008380:	2304      	movs	r3, #4
 8008382:	76fb      	strb	r3, [r7, #27]
 8008384:	e0a9      	b.n	80084da <UART_SetConfig+0x282>
 8008386:	2308      	movs	r3, #8
 8008388:	76fb      	strb	r3, [r7, #27]
 800838a:	e0a6      	b.n	80084da <UART_SetConfig+0x282>
 800838c:	2310      	movs	r3, #16
 800838e:	76fb      	strb	r3, [r7, #27]
 8008390:	e0a3      	b.n	80084da <UART_SetConfig+0x282>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a6d      	ldr	r2, [pc, #436]	; (800854c <UART_SetConfig+0x2f4>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d120      	bne.n	80083de <UART_SetConfig+0x186>
 800839c:	4b69      	ldr	r3, [pc, #420]	; (8008544 <UART_SetConfig+0x2ec>)
 800839e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80083a6:	2b30      	cmp	r3, #48	; 0x30
 80083a8:	d013      	beq.n	80083d2 <UART_SetConfig+0x17a>
 80083aa:	2b30      	cmp	r3, #48	; 0x30
 80083ac:	d814      	bhi.n	80083d8 <UART_SetConfig+0x180>
 80083ae:	2b20      	cmp	r3, #32
 80083b0:	d009      	beq.n	80083c6 <UART_SetConfig+0x16e>
 80083b2:	2b20      	cmp	r3, #32
 80083b4:	d810      	bhi.n	80083d8 <UART_SetConfig+0x180>
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <UART_SetConfig+0x168>
 80083ba:	2b10      	cmp	r3, #16
 80083bc:	d006      	beq.n	80083cc <UART_SetConfig+0x174>
 80083be:	e00b      	b.n	80083d8 <UART_SetConfig+0x180>
 80083c0:	2300      	movs	r3, #0
 80083c2:	76fb      	strb	r3, [r7, #27]
 80083c4:	e089      	b.n	80084da <UART_SetConfig+0x282>
 80083c6:	2302      	movs	r3, #2
 80083c8:	76fb      	strb	r3, [r7, #27]
 80083ca:	e086      	b.n	80084da <UART_SetConfig+0x282>
 80083cc:	2304      	movs	r3, #4
 80083ce:	76fb      	strb	r3, [r7, #27]
 80083d0:	e083      	b.n	80084da <UART_SetConfig+0x282>
 80083d2:	2308      	movs	r3, #8
 80083d4:	76fb      	strb	r3, [r7, #27]
 80083d6:	e080      	b.n	80084da <UART_SetConfig+0x282>
 80083d8:	2310      	movs	r3, #16
 80083da:	76fb      	strb	r3, [r7, #27]
 80083dc:	e07d      	b.n	80084da <UART_SetConfig+0x282>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a5b      	ldr	r2, [pc, #364]	; (8008550 <UART_SetConfig+0x2f8>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d120      	bne.n	800842a <UART_SetConfig+0x1d2>
 80083e8:	4b56      	ldr	r3, [pc, #344]	; (8008544 <UART_SetConfig+0x2ec>)
 80083ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80083f2:	2bc0      	cmp	r3, #192	; 0xc0
 80083f4:	d013      	beq.n	800841e <UART_SetConfig+0x1c6>
 80083f6:	2bc0      	cmp	r3, #192	; 0xc0
 80083f8:	d814      	bhi.n	8008424 <UART_SetConfig+0x1cc>
 80083fa:	2b80      	cmp	r3, #128	; 0x80
 80083fc:	d009      	beq.n	8008412 <UART_SetConfig+0x1ba>
 80083fe:	2b80      	cmp	r3, #128	; 0x80
 8008400:	d810      	bhi.n	8008424 <UART_SetConfig+0x1cc>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d002      	beq.n	800840c <UART_SetConfig+0x1b4>
 8008406:	2b40      	cmp	r3, #64	; 0x40
 8008408:	d006      	beq.n	8008418 <UART_SetConfig+0x1c0>
 800840a:	e00b      	b.n	8008424 <UART_SetConfig+0x1cc>
 800840c:	2300      	movs	r3, #0
 800840e:	76fb      	strb	r3, [r7, #27]
 8008410:	e063      	b.n	80084da <UART_SetConfig+0x282>
 8008412:	2302      	movs	r3, #2
 8008414:	76fb      	strb	r3, [r7, #27]
 8008416:	e060      	b.n	80084da <UART_SetConfig+0x282>
 8008418:	2304      	movs	r3, #4
 800841a:	76fb      	strb	r3, [r7, #27]
 800841c:	e05d      	b.n	80084da <UART_SetConfig+0x282>
 800841e:	2308      	movs	r3, #8
 8008420:	76fb      	strb	r3, [r7, #27]
 8008422:	e05a      	b.n	80084da <UART_SetConfig+0x282>
 8008424:	2310      	movs	r3, #16
 8008426:	76fb      	strb	r3, [r7, #27]
 8008428:	e057      	b.n	80084da <UART_SetConfig+0x282>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a49      	ldr	r2, [pc, #292]	; (8008554 <UART_SetConfig+0x2fc>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d125      	bne.n	8008480 <UART_SetConfig+0x228>
 8008434:	4b43      	ldr	r3, [pc, #268]	; (8008544 <UART_SetConfig+0x2ec>)
 8008436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800843a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800843e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008442:	d017      	beq.n	8008474 <UART_SetConfig+0x21c>
 8008444:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008448:	d817      	bhi.n	800847a <UART_SetConfig+0x222>
 800844a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800844e:	d00b      	beq.n	8008468 <UART_SetConfig+0x210>
 8008450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008454:	d811      	bhi.n	800847a <UART_SetConfig+0x222>
 8008456:	2b00      	cmp	r3, #0
 8008458:	d003      	beq.n	8008462 <UART_SetConfig+0x20a>
 800845a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800845e:	d006      	beq.n	800846e <UART_SetConfig+0x216>
 8008460:	e00b      	b.n	800847a <UART_SetConfig+0x222>
 8008462:	2300      	movs	r3, #0
 8008464:	76fb      	strb	r3, [r7, #27]
 8008466:	e038      	b.n	80084da <UART_SetConfig+0x282>
 8008468:	2302      	movs	r3, #2
 800846a:	76fb      	strb	r3, [r7, #27]
 800846c:	e035      	b.n	80084da <UART_SetConfig+0x282>
 800846e:	2304      	movs	r3, #4
 8008470:	76fb      	strb	r3, [r7, #27]
 8008472:	e032      	b.n	80084da <UART_SetConfig+0x282>
 8008474:	2308      	movs	r3, #8
 8008476:	76fb      	strb	r3, [r7, #27]
 8008478:	e02f      	b.n	80084da <UART_SetConfig+0x282>
 800847a:	2310      	movs	r3, #16
 800847c:	76fb      	strb	r3, [r7, #27]
 800847e:	e02c      	b.n	80084da <UART_SetConfig+0x282>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a2d      	ldr	r2, [pc, #180]	; (800853c <UART_SetConfig+0x2e4>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d125      	bne.n	80084d6 <UART_SetConfig+0x27e>
 800848a:	4b2e      	ldr	r3, [pc, #184]	; (8008544 <UART_SetConfig+0x2ec>)
 800848c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008490:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008494:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008498:	d017      	beq.n	80084ca <UART_SetConfig+0x272>
 800849a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800849e:	d817      	bhi.n	80084d0 <UART_SetConfig+0x278>
 80084a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084a4:	d00b      	beq.n	80084be <UART_SetConfig+0x266>
 80084a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084aa:	d811      	bhi.n	80084d0 <UART_SetConfig+0x278>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d003      	beq.n	80084b8 <UART_SetConfig+0x260>
 80084b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084b4:	d006      	beq.n	80084c4 <UART_SetConfig+0x26c>
 80084b6:	e00b      	b.n	80084d0 <UART_SetConfig+0x278>
 80084b8:	2300      	movs	r3, #0
 80084ba:	76fb      	strb	r3, [r7, #27]
 80084bc:	e00d      	b.n	80084da <UART_SetConfig+0x282>
 80084be:	2302      	movs	r3, #2
 80084c0:	76fb      	strb	r3, [r7, #27]
 80084c2:	e00a      	b.n	80084da <UART_SetConfig+0x282>
 80084c4:	2304      	movs	r3, #4
 80084c6:	76fb      	strb	r3, [r7, #27]
 80084c8:	e007      	b.n	80084da <UART_SetConfig+0x282>
 80084ca:	2308      	movs	r3, #8
 80084cc:	76fb      	strb	r3, [r7, #27]
 80084ce:	e004      	b.n	80084da <UART_SetConfig+0x282>
 80084d0:	2310      	movs	r3, #16
 80084d2:	76fb      	strb	r3, [r7, #27]
 80084d4:	e001      	b.n	80084da <UART_SetConfig+0x282>
 80084d6:	2310      	movs	r3, #16
 80084d8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a17      	ldr	r2, [pc, #92]	; (800853c <UART_SetConfig+0x2e4>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	f040 8087 	bne.w	80085f4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80084e6:	7efb      	ldrb	r3, [r7, #27]
 80084e8:	2b08      	cmp	r3, #8
 80084ea:	d837      	bhi.n	800855c <UART_SetConfig+0x304>
 80084ec:	a201      	add	r2, pc, #4	; (adr r2, 80084f4 <UART_SetConfig+0x29c>)
 80084ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084f2:	bf00      	nop
 80084f4:	08008519 	.word	0x08008519
 80084f8:	0800855d 	.word	0x0800855d
 80084fc:	08008521 	.word	0x08008521
 8008500:	0800855d 	.word	0x0800855d
 8008504:	08008527 	.word	0x08008527
 8008508:	0800855d 	.word	0x0800855d
 800850c:	0800855d 	.word	0x0800855d
 8008510:	0800855d 	.word	0x0800855d
 8008514:	0800852f 	.word	0x0800852f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008518:	f7ff f85c 	bl	80075d4 <HAL_RCC_GetPCLK1Freq>
 800851c:	6178      	str	r0, [r7, #20]
        break;
 800851e:	e022      	b.n	8008566 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008520:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <UART_SetConfig+0x300>)
 8008522:	617b      	str	r3, [r7, #20]
        break;
 8008524:	e01f      	b.n	8008566 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008526:	f7fe ffbd 	bl	80074a4 <HAL_RCC_GetSysClockFreq>
 800852a:	6178      	str	r0, [r7, #20]
        break;
 800852c:	e01b      	b.n	8008566 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800852e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008532:	617b      	str	r3, [r7, #20]
        break;
 8008534:	e017      	b.n	8008566 <UART_SetConfig+0x30e>
 8008536:	bf00      	nop
 8008538:	efff69f3 	.word	0xefff69f3
 800853c:	40008000 	.word	0x40008000
 8008540:	40013800 	.word	0x40013800
 8008544:	40021000 	.word	0x40021000
 8008548:	40004400 	.word	0x40004400
 800854c:	40004800 	.word	0x40004800
 8008550:	40004c00 	.word	0x40004c00
 8008554:	40005000 	.word	0x40005000
 8008558:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800855c:	2300      	movs	r3, #0
 800855e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	76bb      	strb	r3, [r7, #26]
        break;
 8008564:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 80f1 	beq.w	8008750 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685a      	ldr	r2, [r3, #4]
 8008572:	4613      	mov	r3, r2
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	4413      	add	r3, r2
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	429a      	cmp	r2, r3
 800857c:	d305      	bcc.n	800858a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	429a      	cmp	r2, r3
 8008588:	d902      	bls.n	8008590 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	76bb      	strb	r3, [r7, #26]
 800858e:	e0df      	b.n	8008750 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	4618      	mov	r0, r3
 8008594:	f04f 0100 	mov.w	r1, #0
 8008598:	f04f 0200 	mov.w	r2, #0
 800859c:	f04f 0300 	mov.w	r3, #0
 80085a0:	020b      	lsls	r3, r1, #8
 80085a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80085a6:	0202      	lsls	r2, r0, #8
 80085a8:	6879      	ldr	r1, [r7, #4]
 80085aa:	6849      	ldr	r1, [r1, #4]
 80085ac:	0849      	lsrs	r1, r1, #1
 80085ae:	4608      	mov	r0, r1
 80085b0:	f04f 0100 	mov.w	r1, #0
 80085b4:	1814      	adds	r4, r2, r0
 80085b6:	eb43 0501 	adc.w	r5, r3, r1
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	461a      	mov	r2, r3
 80085c0:	f04f 0300 	mov.w	r3, #0
 80085c4:	4620      	mov	r0, r4
 80085c6:	4629      	mov	r1, r5
 80085c8:	f7f7 fe10 	bl	80001ec <__aeabi_uldivmod>
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4613      	mov	r3, r2
 80085d2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085da:	d308      	bcc.n	80085ee <UART_SetConfig+0x396>
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085e2:	d204      	bcs.n	80085ee <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	60da      	str	r2, [r3, #12]
 80085ec:	e0b0      	b.n	8008750 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	76bb      	strb	r3, [r7, #26]
 80085f2:	e0ad      	b.n	8008750 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085fc:	d15b      	bne.n	80086b6 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80085fe:	7efb      	ldrb	r3, [r7, #27]
 8008600:	2b08      	cmp	r3, #8
 8008602:	d828      	bhi.n	8008656 <UART_SetConfig+0x3fe>
 8008604:	a201      	add	r2, pc, #4	; (adr r2, 800860c <UART_SetConfig+0x3b4>)
 8008606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860a:	bf00      	nop
 800860c:	08008631 	.word	0x08008631
 8008610:	08008639 	.word	0x08008639
 8008614:	08008641 	.word	0x08008641
 8008618:	08008657 	.word	0x08008657
 800861c:	08008647 	.word	0x08008647
 8008620:	08008657 	.word	0x08008657
 8008624:	08008657 	.word	0x08008657
 8008628:	08008657 	.word	0x08008657
 800862c:	0800864f 	.word	0x0800864f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008630:	f7fe ffd0 	bl	80075d4 <HAL_RCC_GetPCLK1Freq>
 8008634:	6178      	str	r0, [r7, #20]
        break;
 8008636:	e013      	b.n	8008660 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008638:	f7fe ffe2 	bl	8007600 <HAL_RCC_GetPCLK2Freq>
 800863c:	6178      	str	r0, [r7, #20]
        break;
 800863e:	e00f      	b.n	8008660 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008640:	4b49      	ldr	r3, [pc, #292]	; (8008768 <UART_SetConfig+0x510>)
 8008642:	617b      	str	r3, [r7, #20]
        break;
 8008644:	e00c      	b.n	8008660 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008646:	f7fe ff2d 	bl	80074a4 <HAL_RCC_GetSysClockFreq>
 800864a:	6178      	str	r0, [r7, #20]
        break;
 800864c:	e008      	b.n	8008660 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800864e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008652:	617b      	str	r3, [r7, #20]
        break;
 8008654:	e004      	b.n	8008660 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	76bb      	strb	r3, [r7, #26]
        break;
 800865e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d074      	beq.n	8008750 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	005a      	lsls	r2, r3, #1
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	085b      	lsrs	r3, r3, #1
 8008670:	441a      	add	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	fbb2 f3f3 	udiv	r3, r2, r3
 800867a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	2b0f      	cmp	r3, #15
 8008680:	d916      	bls.n	80086b0 <UART_SetConfig+0x458>
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008688:	d212      	bcs.n	80086b0 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	b29b      	uxth	r3, r3
 800868e:	f023 030f 	bic.w	r3, r3, #15
 8008692:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	085b      	lsrs	r3, r3, #1
 8008698:	b29b      	uxth	r3, r3
 800869a:	f003 0307 	and.w	r3, r3, #7
 800869e:	b29a      	uxth	r2, r3
 80086a0:	89fb      	ldrh	r3, [r7, #14]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	89fa      	ldrh	r2, [r7, #14]
 80086ac:	60da      	str	r2, [r3, #12]
 80086ae:	e04f      	b.n	8008750 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	76bb      	strb	r3, [r7, #26]
 80086b4:	e04c      	b.n	8008750 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086b6:	7efb      	ldrb	r3, [r7, #27]
 80086b8:	2b08      	cmp	r3, #8
 80086ba:	d828      	bhi.n	800870e <UART_SetConfig+0x4b6>
 80086bc:	a201      	add	r2, pc, #4	; (adr r2, 80086c4 <UART_SetConfig+0x46c>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086e9 	.word	0x080086e9
 80086c8:	080086f1 	.word	0x080086f1
 80086cc:	080086f9 	.word	0x080086f9
 80086d0:	0800870f 	.word	0x0800870f
 80086d4:	080086ff 	.word	0x080086ff
 80086d8:	0800870f 	.word	0x0800870f
 80086dc:	0800870f 	.word	0x0800870f
 80086e0:	0800870f 	.word	0x0800870f
 80086e4:	08008707 	.word	0x08008707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e8:	f7fe ff74 	bl	80075d4 <HAL_RCC_GetPCLK1Freq>
 80086ec:	6178      	str	r0, [r7, #20]
        break;
 80086ee:	e013      	b.n	8008718 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086f0:	f7fe ff86 	bl	8007600 <HAL_RCC_GetPCLK2Freq>
 80086f4:	6178      	str	r0, [r7, #20]
        break;
 80086f6:	e00f      	b.n	8008718 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086f8:	4b1b      	ldr	r3, [pc, #108]	; (8008768 <UART_SetConfig+0x510>)
 80086fa:	617b      	str	r3, [r7, #20]
        break;
 80086fc:	e00c      	b.n	8008718 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086fe:	f7fe fed1 	bl	80074a4 <HAL_RCC_GetSysClockFreq>
 8008702:	6178      	str	r0, [r7, #20]
        break;
 8008704:	e008      	b.n	8008718 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800870a:	617b      	str	r3, [r7, #20]
        break;
 800870c:	e004      	b.n	8008718 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800870e:	2300      	movs	r3, #0
 8008710:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	76bb      	strb	r3, [r7, #26]
        break;
 8008716:	bf00      	nop
    }

    if (pclk != 0U)
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d018      	beq.n	8008750 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085a      	lsrs	r2, r3, #1
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	441a      	add	r2, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008730:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	2b0f      	cmp	r3, #15
 8008736:	d909      	bls.n	800874c <UART_SetConfig+0x4f4>
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800873e:	d205      	bcs.n	800874c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	b29a      	uxth	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	60da      	str	r2, [r3, #12]
 800874a:	e001      	b.n	8008750 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800875c:	7ebb      	ldrb	r3, [r7, #26]
}
 800875e:	4618      	mov	r0, r3
 8008760:	3720      	adds	r7, #32
 8008762:	46bd      	mov	sp, r7
 8008764:	bdb0      	pop	{r4, r5, r7, pc}
 8008766:	bf00      	nop
 8008768:	00f42400 	.word	0x00f42400

0800876c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008778:	f003 0301 	and.w	r3, r3, #1
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00a      	beq.n	8008796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	430a      	orrs	r2, r1
 8008794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00a      	beq.n	80087b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087bc:	f003 0304 	and.w	r3, r3, #4
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00a      	beq.n	80087da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087de:	f003 0308 	and.w	r3, r3, #8
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00a      	beq.n	80087fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	430a      	orrs	r2, r1
 80087fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008800:	f003 0310 	and.w	r3, r3, #16
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00a      	beq.n	800881e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	430a      	orrs	r2, r1
 800881c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008822:	f003 0320 	and.w	r3, r3, #32
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00a      	beq.n	8008840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	430a      	orrs	r2, r1
 800883e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008848:	2b00      	cmp	r3, #0
 800884a:	d01a      	beq.n	8008882 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	430a      	orrs	r2, r1
 8008860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008866:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800886a:	d10a      	bne.n	8008882 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00a      	beq.n	80088a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	430a      	orrs	r2, r1
 80088a2:	605a      	str	r2, [r3, #4]
  }
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b086      	sub	sp, #24
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088c0:	f7fb fee2 	bl	8004688 <HAL_GetTick>
 80088c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 0308 	and.w	r3, r3, #8
 80088d0:	2b08      	cmp	r3, #8
 80088d2:	d10e      	bne.n	80088f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f82d 	bl	8008942 <UART_WaitOnFlagUntilTimeout>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d001      	beq.n	80088f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e023      	b.n	800893a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f003 0304 	and.w	r3, r3, #4
 80088fc:	2b04      	cmp	r3, #4
 80088fe:	d10e      	bne.n	800891e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008900:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008904:	9300      	str	r3, [sp, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f817 	bl	8008942 <UART_WaitOnFlagUntilTimeout>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d001      	beq.n	800891e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800891a:	2303      	movs	r3, #3
 800891c:	e00d      	b.n	800893a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2220      	movs	r2, #32
 8008922:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2220      	movs	r2, #32
 8008928:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	3710      	adds	r7, #16
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b09c      	sub	sp, #112	; 0x70
 8008946:	af00      	add	r7, sp, #0
 8008948:	60f8      	str	r0, [r7, #12]
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	603b      	str	r3, [r7, #0]
 800894e:	4613      	mov	r3, r2
 8008950:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008952:	e0a5      	b.n	8008aa0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008954:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800895a:	f000 80a1 	beq.w	8008aa0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800895e:	f7fb fe93 	bl	8004688 <HAL_GetTick>
 8008962:	4602      	mov	r2, r0
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	1ad3      	subs	r3, r2, r3
 8008968:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800896a:	429a      	cmp	r2, r3
 800896c:	d302      	bcc.n	8008974 <UART_WaitOnFlagUntilTimeout+0x32>
 800896e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008970:	2b00      	cmp	r3, #0
 8008972:	d13e      	bne.n	80089f2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800897c:	e853 3f00 	ldrex	r3, [r3]
 8008980:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008984:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008988:	667b      	str	r3, [r7, #100]	; 0x64
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	461a      	mov	r2, r3
 8008990:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008992:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008994:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008996:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008998:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800899a:	e841 2300 	strex	r3, r2, [r1]
 800899e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80089a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1e6      	bne.n	8008974 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	3308      	adds	r3, #8
 80089ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089b0:	e853 3f00 	ldrex	r3, [r3]
 80089b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b8:	f023 0301 	bic.w	r3, r3, #1
 80089bc:	663b      	str	r3, [r7, #96]	; 0x60
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80089c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80089c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80089cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089ce:	e841 2300 	strex	r3, r2, [r1]
 80089d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80089d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e5      	bne.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2220      	movs	r2, #32
 80089de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2220      	movs	r2, #32
 80089e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e067      	b.n	8008ac2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d04f      	beq.n	8008aa0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a0e:	d147      	bne.n	8008aa0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a18:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a22:	e853 3f00 	ldrex	r3, [r3]
 8008a26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	461a      	mov	r2, r3
 8008a36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a38:	637b      	str	r3, [r7, #52]	; 0x34
 8008a3a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a40:	e841 2300 	strex	r3, r2, [r1]
 8008a44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1e6      	bne.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3308      	adds	r3, #8
 8008a52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	e853 3f00 	ldrex	r3, [r3]
 8008a5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	f023 0301 	bic.w	r3, r3, #1
 8008a62:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3308      	adds	r3, #8
 8008a6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008a6c:	623a      	str	r2, [r7, #32]
 8008a6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	69f9      	ldr	r1, [r7, #28]
 8008a72:	6a3a      	ldr	r2, [r7, #32]
 8008a74:	e841 2300 	strex	r3, r2, [r1]
 8008a78:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e5      	bne.n	8008a4c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2220      	movs	r2, #32
 8008a84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2220      	movs	r2, #32
 8008a8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2220      	movs	r2, #32
 8008a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e010      	b.n	8008ac2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	69da      	ldr	r2, [r3, #28]
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	bf0c      	ite	eq
 8008ab0:	2301      	moveq	r3, #1
 8008ab2:	2300      	movne	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	79fb      	ldrb	r3, [r7, #7]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	f43f af4a 	beq.w	8008954 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3770      	adds	r7, #112	; 0x70
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
	...

08008acc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008ad0:	f7fb fd72 	bl	80045b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008ad4:	f000 f83e 	bl	8008b54 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  BSP_LED_Init(LED2);
 8008ad8:	2001      	movs	r0, #1
 8008ada:	f7fb f9ad 	bl	8003e38 <BSP_LED_Init>
  BSP_LED_Init(LED1);
 8008ade:	2000      	movs	r0, #0
 8008ae0:	f7fb f9aa 	bl	8003e38 <BSP_LED_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  IO_Init();
 8008ae4:	f000 f88a 	bl	8008bfc <IO_Init>
  MX_USART2_UART_Init();
 8008ae8:	f000 f93a 	bl	8008d60 <MX_USART2_UART_Init>
  HAL_UART_Transmit(&huart2, "Start\n", sizeof("Start\n"), HAL_MAX_DELAY);
 8008aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008af0:	2207      	movs	r2, #7
 8008af2:	4914      	ldr	r1, [pc, #80]	; (8008b44 <main+0x78>)
 8008af4:	4814      	ldr	r0, [pc, #80]	; (8008b48 <main+0x7c>)
 8008af6:	f7ff fb1b 	bl	8008130 <HAL_UART_Transmit>
  DMA2D_Config();
 8008afa:	f000 f8ad 	bl	8008c58 <DMA2D_Config>


  if(BSP_CAMERA_Init(0,CAMERA_R320x240,CAMERA_PF_RGB565) != BSP_ERROR_NONE)
 8008afe:	2200      	movs	r2, #0
 8008b00:	2101      	movs	r1, #1
 8008b02:	2000      	movs	r0, #0
 8008b04:	f7fa fe84 	bl	8003810 <BSP_CAMERA_Init>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d001      	beq.n	8008b12 <main+0x46>
  {
    Error_Handler();
 8008b0e:	f000 f957 	bl	8008dc0 <Error_Handler>
  }

  /* Wait 1s to let auto-loops in the camera module converge and lead to correct exposure */
  HAL_Delay(1000);
 8008b12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008b16:	f7fb fdc3 	bl	80046a0 <HAL_Delay>

  /* Start the Camera Snapshot Capture */
  BSP_CAMERA_Start(0, pBuffer, CAMERA_MODE_SNAPSHOT);
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	490b      	ldr	r1, [pc, #44]	; (8008b4c <main+0x80>)
 8008b1e:	2000      	movs	r0, #0
 8008b20:	f7fa ff28 	bl	8003974 <BSP_CAMERA_Start>

  HAL_UART_Transmit(&huart2, "[i]\n", sizeof("[i]\n"), HAL_MAX_DELAY);
 8008b24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b28:	2205      	movs	r2, #5
 8008b2a:	4909      	ldr	r1, [pc, #36]	; (8008b50 <main+0x84>)
 8008b2c:	4806      	ldr	r0, [pc, #24]	; (8008b48 <main+0x7c>)
 8008b2e:	f7ff faff 	bl	8008130 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, pBuffer, 240 * 320 * 2, HAL_MAX_DELAY);
 8008b32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b36:	f44f 42b0 	mov.w	r2, #22528	; 0x5800
 8008b3a:	4904      	ldr	r1, [pc, #16]	; (8008b4c <main+0x80>)
 8008b3c:	4802      	ldr	r0, [pc, #8]	; (8008b48 <main+0x7c>)
 8008b3e:	f7ff faf7 	bl	8008130 <HAL_UART_Transmit>
//  HAL_Delay(1000);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008b42:	e7fe      	b.n	8008b42 <main+0x76>
 8008b44:	08008fb4 	.word	0x08008fb4
 8008b48:	2002653c 	.word	0x2002653c
 8008b4c:	20000bf4 	.word	0x20000bf4
 8008b50:	08008fbc 	.word	0x08008fbc

08008b54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b096      	sub	sp, #88	; 0x58
 8008b58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008b5a:	f107 0314 	add.w	r3, r7, #20
 8008b5e:	2244      	movs	r2, #68	; 0x44
 8008b60:	2100      	movs	r1, #0
 8008b62:	4618      	mov	r0, r3
 8008b64:	f000 f9ee 	bl	8008f44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008b68:	463b      	mov	r3, r7
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]
 8008b6e:	605a      	str	r2, [r3, #4]
 8008b70:	609a      	str	r2, [r3, #8]
 8008b72:	60da      	str	r2, [r3, #12]
 8008b74:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8008b76:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008b7a:	f7fd fef1 	bl	8006960 <HAL_PWREx_ControlVoltageScaling>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8008b84:	f000 f91c 	bl	8008dc0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8008b88:	2310      	movs	r3, #16
 8008b8a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8008b90:	2300      	movs	r3, #0
 8008b92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8008b94:	2360      	movs	r3, #96	; 0x60
 8008b96:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008b98:	2302      	movs	r3, #2
 8008b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8008ba4:	2328      	movs	r3, #40	; 0x28
 8008ba6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008ba8:	2302      	movs	r3, #2
 8008baa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008bac:	2302      	movs	r3, #2
 8008bae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008bb4:	f107 0314 	add.w	r3, r7, #20
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fd ff27 	bl	8006a0c <HAL_RCC_OscConfig>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d001      	beq.n	8008bc8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8008bc4:	f000 f8fc 	bl	8008dc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008bc8:	230f      	movs	r3, #15
 8008bca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8008bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bd8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bde:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8008be0:	463b      	mov	r3, r7
 8008be2:	2104      	movs	r1, #4
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7fe fb29 	bl	800723c <HAL_RCC_ClockConfig>
 8008bea:	4603      	mov	r3, r0
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d001      	beq.n	8008bf4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8008bf0:	f000 f8e6 	bl	8008dc0 <Error_Handler>
  }
}
 8008bf4:	bf00      	nop
 8008bf6:	3758      	adds	r7, #88	; 0x58
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <IO_Init>:
  * @note  GPIO PH.00 setting to activate STM32L496 Discovery I/Os
  *        and I/O initialization.
  * @retval None
  */
static void IO_Init(void)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b086      	sub	sp, #24
 8008c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;


  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008c02:	4b13      	ldr	r3, [pc, #76]	; (8008c50 <IO_Init+0x54>)
 8008c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c06:	4a12      	ldr	r2, [pc, #72]	; (8008c50 <IO_Init+0x54>)
 8008c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008c0e:	4b10      	ldr	r3, [pc, #64]	; (8008c50 <IO_Init+0x54>)
 8008c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c16:	603b      	str	r3, [r7, #0]
 8008c18:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8008c1e:	2311      	movs	r3, #17
 8008c20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull =   GPIO_NOPULL;
 8008c22:	2300      	movs	r3, #0
 8008c24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Alternate = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init( GPIOH, &GPIO_InitStruct );
 8008c2e:	1d3b      	adds	r3, r7, #4
 8008c30:	4619      	mov	r1, r3
 8008c32:	4808      	ldr	r0, [pc, #32]	; (8008c54 <IO_Init+0x58>)
 8008c34:	f7fc fc8a 	bl	800554c <HAL_GPIO_Init>

  HAL_GPIO_WritePin( GPIOH, GPIO_PIN_0, GPIO_PIN_RESET);
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2101      	movs	r1, #1
 8008c3c:	4805      	ldr	r0, [pc, #20]	; (8008c54 <IO_Init+0x58>)
 8008c3e:	f7fc ff09 	bl	8005a54 <HAL_GPIO_WritePin>

  /* Initialize the IO functionalities */
  BSP_IO_Init();
 8008c42:	f7fb fc3d 	bl	80044c0 <BSP_IO_Init>
}
 8008c46:	bf00      	nop
 8008c48:	3718      	adds	r7, #24
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	40021000 	.word	0x40021000
 8008c54:	48001c00 	.word	0x48001c00

08008c58 <DMA2D_Config>:


static void DMA2D_Config(void)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	71fb      	strb	r3, [r7, #7]

  /* Enable DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8008c62:	4b2f      	ldr	r3, [pc, #188]	; (8008d20 <DMA2D_Config+0xc8>)
 8008c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c66:	4a2e      	ldr	r2, [pc, #184]	; (8008d20 <DMA2D_Config+0xc8>)
 8008c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c6c:	6493      	str	r3, [r2, #72]	; 0x48
 8008c6e:	4b2c      	ldr	r3, [pc, #176]	; (8008d20 <DMA2D_Config+0xc8>)
 8008c70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c76:	603b      	str	r3, [r7, #0]
 8008c78:	683b      	ldr	r3, [r7, #0]

  /* NVIC configuration for DMA2D transfer complete interrupt */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	2100      	movs	r1, #0
 8008c7e:	205a      	movs	r0, #90	; 0x5a
 8008c80:	f7fb fe31 	bl	80048e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8008c84:	205a      	movs	r0, #90	; 0x5a
 8008c86:	f7fb fe4a 	bl	800491e <HAL_NVIC_EnableIRQ>

  /* Configure the DMA2D Mode, Color Mode and output offset */
  Dma2dHandle.Init.Mode         = DMA2D_M2M;              /* DMA2D Mode memory to memory */
 8008c8a:	4b26      	ldr	r3, [pc, #152]	; (8008d24 <DMA2D_Config+0xcc>)
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	605a      	str	r2, [r3, #4]
  Dma2dHandle.Init.ColorMode    = DMA2D_OUTPUT_RGB565;    /* Output color mode is RGB565 : 16 bpp */
 8008c90:	4b24      	ldr	r3, [pc, #144]	; (8008d24 <DMA2D_Config+0xcc>)
 8008c92:	2202      	movs	r2, #2
 8008c94:	609a      	str	r2, [r3, #8]
  Dma2dHandle.Init.OutputOffset = 0x0;                    /* No offset in output */
 8008c96:	4b23      	ldr	r3, [pc, #140]	; (8008d24 <DMA2D_Config+0xcc>)
 8008c98:	2200      	movs	r2, #0
 8008c9a:	60da      	str	r2, [r3, #12]
  Dma2dHandle.Init.RedBlueSwap   = DMA2D_RB_REGULAR;      /* No R&B swap for the output image */
 8008c9c:	4b21      	ldr	r3, [pc, #132]	; (8008d24 <DMA2D_Config+0xcc>)
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	615a      	str	r2, [r3, #20]
  Dma2dHandle.Init.AlphaInverted = DMA2D_REGULAR_ALPHA;   /* No alpha inversion for the output image */
 8008ca2:	4b20      	ldr	r3, [pc, #128]	; (8008d24 <DMA2D_Config+0xcc>)
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	611a      	str	r2, [r3, #16]

  /* DMA2D Callbacks Configuration */
  Dma2dHandle.XferCpltCallback  = TransferComplete;
 8008ca8:	4b1e      	ldr	r3, [pc, #120]	; (8008d24 <DMA2D_Config+0xcc>)
 8008caa:	4a1f      	ldr	r2, [pc, #124]	; (8008d28 <DMA2D_Config+0xd0>)
 8008cac:	619a      	str	r2, [r3, #24]
  Dma2dHandle.XferErrorCallback = TransferError;
 8008cae:	4b1d      	ldr	r3, [pc, #116]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cb0:	4a1e      	ldr	r2, [pc, #120]	; (8008d2c <DMA2D_Config+0xd4>)
 8008cb2:	61da      	str	r2, [r3, #28]

  /* Foreground Configuration : Layer 1 */
  Dma2dHandle.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8008cb4:	4b1b      	ldr	r3, [pc, #108]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	641a      	str	r2, [r3, #64]	; 0x40
  Dma2dHandle.LayerCfg[1].InputAlpha = 0xFF;                    /* Fully opaque */
 8008cba:	4b1a      	ldr	r3, [pc, #104]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cbc:	22ff      	movs	r2, #255	; 0xff
 8008cbe:	645a      	str	r2, [r3, #68]	; 0x44
  Dma2dHandle.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;  /* Foreground layer format is RGB565 : 16 bpp */
 8008cc0:	4b18      	ldr	r3, [pc, #96]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	63da      	str	r2, [r3, #60]	; 0x3c
  Dma2dHandle.LayerCfg[1].InputOffset = 0x0;                    /* No offset in input */
 8008cc6:	4b17      	ldr	r3, [pc, #92]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	639a      	str	r2, [r3, #56]	; 0x38
  Dma2dHandle.LayerCfg[1].RedBlueSwap   = DMA2D_RB_REGULAR;     /* No R&B swap for the input foreground image */
 8008ccc:	4b15      	ldr	r3, [pc, #84]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	64da      	str	r2, [r3, #76]	; 0x4c
  Dma2dHandle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;  /* No alpha inversion for the input foreground image */
 8008cd2:	4b14      	ldr	r3, [pc, #80]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	649a      	str	r2, [r3, #72]	; 0x48

  Dma2dHandle.Instance = DMA2D;
 8008cd8:	4b12      	ldr	r3, [pc, #72]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cda:	4a15      	ldr	r2, [pc, #84]	; (8008d30 <DMA2D_Config+0xd8>)
 8008cdc:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  hal_status = HAL_DMA2D_Init(&Dma2dHandle);
 8008cde:	4811      	ldr	r0, [pc, #68]	; (8008d24 <DMA2D_Config+0xcc>)
 8008ce0:	f7fc fb33 	bl	800534a <HAL_DMA2D_Init>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	71fb      	strb	r3, [r7, #7]
  OnError_Handler(hal_status != HAL_OK);
 8008ce8:	79fb      	ldrb	r3, [r7, #7]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	bf14      	ite	ne
 8008cee:	2301      	movne	r3, #1
 8008cf0:	2300      	moveq	r3, #0
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f000 f868 	bl	8008dca <OnError_Handler>

  hal_status = HAL_DMA2D_ConfigLayer(&Dma2dHandle, 1);
 8008cfa:	2101      	movs	r1, #1
 8008cfc:	4809      	ldr	r0, [pc, #36]	; (8008d24 <DMA2D_Config+0xcc>)
 8008cfe:	f7fc fb87 	bl	8005410 <HAL_DMA2D_ConfigLayer>
 8008d02:	4603      	mov	r3, r0
 8008d04:	71fb      	strb	r3, [r7, #7]
  OnError_Handler(hal_status != HAL_OK);
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	bf14      	ite	ne
 8008d0c:	2301      	movne	r3, #1
 8008d0e:	2300      	moveq	r3, #0
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f859 	bl	8008dca <OnError_Handler>
}
 8008d18:	bf00      	nop
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	40021000 	.word	0x40021000
 8008d24:	200264e4 	.word	0x200264e4
 8008d28:	08008d35 	.word	0x08008d35
 8008d2c:	08008d4b 	.word	0x08008d4b
 8008d30:	4002b000 	.word	0x4002b000

08008d34 <TransferComplete>:
  * @note   This example shows a simple way to report end of DMA2D transfer, and
  *         you can add your own implementation.
  * @retval None
  */
static void TransferComplete(DMA2D_HandleTypeDef *hdma2d)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Set LED2 On */
  BSP_LED_On(LED2);
 8008d3c:	2001      	movs	r0, #1
 8008d3e:	f7fb f8c9 	bl	8003ed4 <BSP_LED_On>
}
 8008d42:	bf00      	nop
 8008d44:	3708      	adds	r7, #8
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <TransferError>:
  * @note   This example shows a simple way to report DMA2D transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
static void TransferError(DMA2D_HandleTypeDef *hdma2d)
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b082      	sub	sp, #8
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  /* Set LED1 On */
  BSP_LED_On(LED1);
 8008d52:	2000      	movs	r0, #0
 8008d54:	f7fb f8be 	bl	8003ed4 <BSP_LED_On>
}
 8008d58:	bf00      	nop
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008d64:	4b14      	ldr	r3, [pc, #80]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d66:	4a15      	ldr	r2, [pc, #84]	; (8008dbc <MX_USART2_UART_Init+0x5c>)
 8008d68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008d6a:	4b13      	ldr	r3, [pc, #76]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008d70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008d72:	4b11      	ldr	r3, [pc, #68]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d74:	2200      	movs	r2, #0
 8008d76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008d78:	4b0f      	ldr	r3, [pc, #60]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008d7e:	4b0e      	ldr	r3, [pc, #56]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d80:	2200      	movs	r2, #0
 8008d82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008d84:	4b0c      	ldr	r3, [pc, #48]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d86:	220c      	movs	r2, #12
 8008d88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008d8a:	4b0b      	ldr	r3, [pc, #44]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008d90:	4b09      	ldr	r3, [pc, #36]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008d96:	4b08      	ldr	r3, [pc, #32]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008d9c:	4b06      	ldr	r3, [pc, #24]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008da2:	4805      	ldr	r0, [pc, #20]	; (8008db8 <MX_USART2_UART_Init+0x58>)
 8008da4:	f7ff f96c 	bl	8008080 <HAL_UART_Init>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8008dae:	f000 f807 	bl	8008dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008db2:	bf00      	nop
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	2002653c 	.word	0x2002653c
 8008dbc:	40004400 	.word	0x40004400

08008dc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008dc4:	b672      	cpsid	i
}
 8008dc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008dc8:	e7fe      	b.n	8008dc8 <Error_Handler+0x8>

08008dca <OnError_Handler>:
  * @brief  On Error Handler on condition TRUE.
  * @param  condition : Can be TRUE or FALSE
  * @retval None
  */
static void OnError_Handler(uint32_t condition)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b082      	sub	sp, #8
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
  if(condition)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d003      	beq.n	8008de0 <OnError_Handler+0x16>
  {
    BSP_LED_On(LED1);
 8008dd8:	2000      	movs	r0, #0
 8008dda:	f7fb f87b 	bl	8003ed4 <BSP_LED_On>
    while(1) { ; } /* Blocking on error */
 8008dde:	e7fe      	b.n	8008dde <OnError_Handler+0x14>
  }
}
 8008de0:	bf00      	nop
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008dee:	4b0f      	ldr	r3, [pc, #60]	; (8008e2c <HAL_MspInit+0x44>)
 8008df0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008df2:	4a0e      	ldr	r2, [pc, #56]	; (8008e2c <HAL_MspInit+0x44>)
 8008df4:	f043 0301 	orr.w	r3, r3, #1
 8008df8:	6613      	str	r3, [r2, #96]	; 0x60
 8008dfa:	4b0c      	ldr	r3, [pc, #48]	; (8008e2c <HAL_MspInit+0x44>)
 8008dfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dfe:	f003 0301 	and.w	r3, r3, #1
 8008e02:	607b      	str	r3, [r7, #4]
 8008e04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008e06:	4b09      	ldr	r3, [pc, #36]	; (8008e2c <HAL_MspInit+0x44>)
 8008e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e0a:	4a08      	ldr	r2, [pc, #32]	; (8008e2c <HAL_MspInit+0x44>)
 8008e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e10:	6593      	str	r3, [r2, #88]	; 0x58
 8008e12:	4b06      	ldr	r3, [pc, #24]	; (8008e2c <HAL_MspInit+0x44>)
 8008e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e1a:	603b      	str	r3, [r7, #0]
 8008e1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008e1e:	bf00      	nop
 8008e20:	370c      	adds	r7, #12
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	40021000 	.word	0x40021000

08008e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008e34:	e7fe      	b.n	8008e34 <NMI_Handler+0x4>

08008e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008e36:	b480      	push	{r7}
 8008e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008e3a:	e7fe      	b.n	8008e3a <HardFault_Handler+0x4>

08008e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008e40:	e7fe      	b.n	8008e40 <MemManage_Handler+0x4>

08008e42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008e42:	b480      	push	{r7}
 8008e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008e46:	e7fe      	b.n	8008e46 <BusFault_Handler+0x4>

08008e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008e4c:	e7fe      	b.n	8008e4c <UsageFault_Handler+0x4>

08008e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008e4e:	b480      	push	{r7}
 8008e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008e52:	bf00      	nop
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008e60:	bf00      	nop
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008e6e:	bf00      	nop
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008e7c:	f7fb fbf0 	bl	8004660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008e80:	bf00      	nop
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8008e84:	b480      	push	{r7}
 8008e86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8008e88:	4b06      	ldr	r3, [pc, #24]	; (8008ea4 <SystemInit+0x20>)
 8008e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e8e:	4a05      	ldr	r2, [pc, #20]	; (8008ea4 <SystemInit+0x20>)
 8008e90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8008e98:	bf00      	nop
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
 8008ea2:	bf00      	nop
 8008ea4:	e000ed00 	.word	0xe000ed00

08008ea8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008ea8:	480d      	ldr	r0, [pc, #52]	; (8008ee0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008eaa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8008eac:	f7ff ffea 	bl	8008e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008eb0:	480c      	ldr	r0, [pc, #48]	; (8008ee4 <LoopForever+0x6>)
  ldr r1, =_edata
 8008eb2:	490d      	ldr	r1, [pc, #52]	; (8008ee8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008eb4:	4a0d      	ldr	r2, [pc, #52]	; (8008eec <LoopForever+0xe>)
  movs r3, #0
 8008eb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008eb8:	e002      	b.n	8008ec0 <LoopCopyDataInit>

08008eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008ebe:	3304      	adds	r3, #4

08008ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008ec4:	d3f9      	bcc.n	8008eba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008ec6:	4a0a      	ldr	r2, [pc, #40]	; (8008ef0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008ec8:	4c0a      	ldr	r4, [pc, #40]	; (8008ef4 <LoopForever+0x16>)
  movs r3, #0
 8008eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008ecc:	e001      	b.n	8008ed2 <LoopFillZerobss>

08008ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008ed0:	3204      	adds	r2, #4

08008ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008ed4:	d3fb      	bcc.n	8008ece <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008ed6:	f000 f811 	bl	8008efc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008eda:	f7ff fdf7 	bl	8008acc <main>

08008ede <LoopForever>:

LoopForever:
    b LoopForever
 8008ede:	e7fe      	b.n	8008ede <LoopForever>
  ldr   r0, =_estack
 8008ee0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8008ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008ee8:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8008eec:	080095e0 	.word	0x080095e0
  ldr r2, =_sbss
 8008ef0:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8008ef4:	200265c0 	.word	0x200265c0

08008ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008ef8:	e7fe      	b.n	8008ef8 <ADC1_2_IRQHandler>
	...

08008efc <__libc_init_array>:
 8008efc:	b570      	push	{r4, r5, r6, lr}
 8008efe:	4d0d      	ldr	r5, [pc, #52]	; (8008f34 <__libc_init_array+0x38>)
 8008f00:	4c0d      	ldr	r4, [pc, #52]	; (8008f38 <__libc_init_array+0x3c>)
 8008f02:	1b64      	subs	r4, r4, r5
 8008f04:	10a4      	asrs	r4, r4, #2
 8008f06:	2600      	movs	r6, #0
 8008f08:	42a6      	cmp	r6, r4
 8008f0a:	d109      	bne.n	8008f20 <__libc_init_array+0x24>
 8008f0c:	4d0b      	ldr	r5, [pc, #44]	; (8008f3c <__libc_init_array+0x40>)
 8008f0e:	4c0c      	ldr	r4, [pc, #48]	; (8008f40 <__libc_init_array+0x44>)
 8008f10:	f000 f820 	bl	8008f54 <_init>
 8008f14:	1b64      	subs	r4, r4, r5
 8008f16:	10a4      	asrs	r4, r4, #2
 8008f18:	2600      	movs	r6, #0
 8008f1a:	42a6      	cmp	r6, r4
 8008f1c:	d105      	bne.n	8008f2a <__libc_init_array+0x2e>
 8008f1e:	bd70      	pop	{r4, r5, r6, pc}
 8008f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f24:	4798      	blx	r3
 8008f26:	3601      	adds	r6, #1
 8008f28:	e7ee      	b.n	8008f08 <__libc_init_array+0xc>
 8008f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f2e:	4798      	blx	r3
 8008f30:	3601      	adds	r6, #1
 8008f32:	e7f2      	b.n	8008f1a <__libc_init_array+0x1e>
 8008f34:	080095d8 	.word	0x080095d8
 8008f38:	080095d8 	.word	0x080095d8
 8008f3c:	080095d8 	.word	0x080095d8
 8008f40:	080095dc 	.word	0x080095dc

08008f44 <memset>:
 8008f44:	4402      	add	r2, r0
 8008f46:	4603      	mov	r3, r0
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d100      	bne.n	8008f4e <memset+0xa>
 8008f4c:	4770      	bx	lr
 8008f4e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f52:	e7f9      	b.n	8008f48 <memset+0x4>

08008f54 <_init>:
 8008f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f56:	bf00      	nop
 8008f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f5a:	bc08      	pop	{r3}
 8008f5c:	469e      	mov	lr, r3
 8008f5e:	4770      	bx	lr

08008f60 <_fini>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	bf00      	nop
 8008f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f66:	bc08      	pop	{r3}
 8008f68:	469e      	mov	lr, r3
 8008f6a:	4770      	bx	lr
