/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  reg [54:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_20z & celloutsig_0_19z[0]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[10] ? celloutsig_1_2z[2] : in_data[147]);
  assign celloutsig_0_48z = ~(celloutsig_0_17z[3] | celloutsig_0_39z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[5] | celloutsig_0_5z[3]);
  assign celloutsig_0_22z = ~(celloutsig_0_7z[10] | celloutsig_0_7z[8]);
  assign celloutsig_0_16z = ~((celloutsig_0_3z | celloutsig_0_7z[13]) & celloutsig_0_6z[8]);
  assign celloutsig_0_25z = celloutsig_0_16z | celloutsig_0_21z[0];
  assign celloutsig_1_18z = celloutsig_1_8z[4] ^ _01_;
  assign celloutsig_0_1z = in_data[26] ^ in_data[8];
  assign celloutsig_0_26z = celloutsig_0_2z[0] ^ celloutsig_0_8z[3];
  assign celloutsig_1_0z = ~(in_data[112] ^ in_data[174]);
  assign celloutsig_1_7z = ~(in_data[179] ^ celloutsig_1_2z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_2z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[1] ^ celloutsig_0_3z);
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _00_, _02_[2:1], _01_ } = _20_;
  assign celloutsig_0_5z = celloutsig_0_0z[13:0] & { in_data[63:51], celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_3z, _00_, _02_[2:1], _01_, celloutsig_1_7z } & in_data[173:168];
  assign celloutsig_0_43z = { celloutsig_0_24z[27:24], celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_14z } / { 1'h1, celloutsig_0_7z[17:15], celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_19z = { celloutsig_0_15z[2:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_16z };
  assign celloutsig_0_28z = celloutsig_0_7z[11:9] / { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_0_18z = celloutsig_0_7z[11:0] >= { in_data[19:12], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:0], celloutsig_0_2z } < { in_data[24:19], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_23z[11], celloutsig_0_3z, celloutsig_0_5z } < { celloutsig_0_5z[13:8], celloutsig_0_6z };
  assign celloutsig_1_10z = { _00_, _02_[2], celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[2:1] };
  assign celloutsig_0_8z = { celloutsig_0_5z[11:4], celloutsig_0_3z } % { 1'h1, in_data[48:41] };
  assign celloutsig_0_34z = celloutsig_0_26z ? { celloutsig_0_8z[8:5], 1'h0, celloutsig_0_8z[3:2] } : celloutsig_0_0z[11:5];
  assign celloutsig_0_36z = celloutsig_0_23z[2] ? { celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_2z } : { celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_41z = celloutsig_0_8z[4] ? { celloutsig_0_21z[8:7], celloutsig_0_2z } : celloutsig_0_36z;
  assign celloutsig_1_19z = ~ { in_data[139:131], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_7z = ~ { in_data[86:70], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = ~ { celloutsig_0_8z[7:0], celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[82:68] | in_data[89:75];
  assign celloutsig_0_12z = | celloutsig_0_2z[4:2];
  assign celloutsig_0_20z = | celloutsig_0_0z[7:0];
  assign celloutsig_0_33z = ~^ celloutsig_0_17z[5:1];
  assign celloutsig_0_49z = ~^ { celloutsig_0_27z[8:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_33z };
  assign celloutsig_0_37z = celloutsig_0_28z >> { celloutsig_0_19z[2], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_6z[9:1], celloutsig_0_10z } >> { celloutsig_0_7z[11:7], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_13z[1:0], celloutsig_0_8z, celloutsig_0_18z } >> { celloutsig_0_5z[12:2], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } <<< celloutsig_0_0z[13:4];
  assign celloutsig_0_2z = in_data[82:76] <<< in_data[87:81];
  assign celloutsig_1_2z = in_data[178:162] ^ { in_data[174:160], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_9z ^ { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_5z[10:9], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_17z = celloutsig_0_2z[6:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 55'h00000000000000;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_2z[2], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _02_[3], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
