--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml spi_master_atlys_top.twx spi_master_atlys_top.ncd -o
spi_master_atlys_top.twr spi_master_atlys_top.pcf -ucf spi_master_atlys.ucf

Design file:              spi_master_atlys_top.ncd
Physical constraint file: spi_master_atlys_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pclk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_i<0>    |    3.079(R)|      SLOW  |   -1.761(R)|      FAST  |pclk_i_BUFGP      |   0.000|
btn_i<1>    |    2.336(R)|      SLOW  |   -1.107(R)|      SLOW  |pclk_i_BUFGP      |   0.000|
btn_i<2>    |    2.539(R)|      SLOW  |   -1.307(R)|      SLOW  |pclk_i_BUFGP      |   0.000|
btn_i<3>    |    1.955(R)|      SLOW  |   -0.746(R)|      SLOW  |pclk_i_BUFGP      |   0.000|
btn_i<4>    |    2.855(R)|      SLOW  |   -1.443(R)|      FAST  |pclk_i_BUFGP      |   0.000|
btn_i<5>    |    2.497(R)|      SLOW  |   -1.304(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<0>     |    3.971(R)|      SLOW  |   -2.045(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<1>     |    5.123(R)|      SLOW  |   -2.799(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<2>     |    5.004(R)|      SLOW  |   -2.758(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<3>     |    4.874(R)|      SLOW  |   -2.587(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<4>     |    3.222(R)|      SLOW  |   -1.748(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<5>     |    3.390(R)|      SLOW  |   -1.846(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<6>     |    3.279(R)|      SLOW  |   -1.785(R)|      FAST  |pclk_i_BUFGP      |   0.000|
sw_i<7>     |    5.011(R)|      SLOW  |   -2.763(R)|      FAST  |pclk_i_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock pclk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dbg_o<4>    |        10.842(R)|      SLOW  |         4.682(R)|      FAST  |pclk_i_BUFGP      |   0.000|
dbg_o<5>    |        10.278(R)|      SLOW  |         4.349(R)|      FAST  |pclk_i_BUFGP      |   0.000|
dbg_o<7>    |        11.289(R)|      SLOW  |         4.945(R)|      FAST  |pclk_i_BUFGP      |   0.000|
dbg_o<8>    |         9.808(R)|      SLOW  |         4.139(R)|      FAST  |pclk_i_BUFGP      |   0.000|
dbg_o<9>    |        11.447(R)|      SLOW  |         5.071(R)|      FAST  |pclk_i_BUFGP      |   0.000|
dbg_o<11>   |        11.151(R)|      SLOW  |         4.881(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<0>    |        10.166(R)|      SLOW  |         4.303(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<1>    |        10.166(R)|      SLOW  |         4.303(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<2>    |        10.312(R)|      SLOW  |         4.368(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<3>    |         9.969(R)|      SLOW  |         4.158(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<4>    |        10.448(R)|      SLOW  |         4.487(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<5>    |        17.003(R)|      SLOW  |         8.278(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<6>    |        11.966(R)|      SLOW  |         5.342(R)|      FAST  |pclk_i_BUFGP      |   0.000|
led_o<7>    |        11.318(R)|      SLOW  |         4.940(R)|      FAST  |pclk_i_BUFGP      |   0.000|
spi_miso_o  |        12.242(R)|      SLOW  |         5.410(R)|      FAST  |pclk_i_BUFGP      |   0.000|
spi_mosi_o  |        12.871(R)|      SLOW  |         5.678(R)|      FAST  |pclk_i_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock sclk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dbg_o<10>   |        11.103(R)|      SLOW  |         4.874(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<0>   |        11.061(R)|      SLOW  |         4.897(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<1>   |        10.973(R)|      SLOW  |         4.830(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<2>   |        10.963(R)|      SLOW  |         4.840(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<3>   |        10.357(R)|      SLOW  |         4.470(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<4>   |        10.495(R)|      SLOW  |         4.542(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<5>   |        10.256(R)|      SLOW  |         4.359(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<6>   |        10.204(R)|      SLOW  |         4.312(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_do_o<7>   |        10.237(R)|      SLOW  |         4.315(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_state_o<0>|        12.781(R)|      SLOW  |         5.961(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_state_o<1>|        13.124(R)|      SLOW  |         6.093(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_state_o<2>|        12.539(R)|      SLOW  |         5.804(R)|      FAST  |sclk_i_BUFGP      |   0.000|
m_state_o<3>|        12.387(R)|      SLOW  |         5.674(R)|      FAST  |sclk_i_BUFGP      |   0.000|
spi_mosi_o  |        14.112(R)|      SLOW  |         5.627(R)|      FAST  |sclk_i_BUFGP      |   0.000|
spi_sck_o   |        11.884(R)|      SLOW  |         5.343(R)|      FAST  |sclk_i_BUFGP      |   0.000|
spi_ssel_o  |        12.581(R)|      SLOW  |         5.725(R)|      FAST  |sclk_i_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock pclk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk_i         |    5.296|         |         |         |
sclk_i         |    3.869|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk_i         |    3.614|         |         |         |
sclk_i         |    3.695|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 31 12:16:15 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



