<stg><name>multiply_a11</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a11_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

]]></Node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

]]></Node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

]]></Node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %add_ln4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:2  %add_ln4 = add i14 %phi_mul1, 100

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:3  %zext_ln4 = zext i7 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %icmp_ln4 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:6  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln4, label %3, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:0  %icmp_ln7 = icmp slt i32 %zext_ln4, %mC_read

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i7 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
.preheader2:1  %zext_ln5 = zext i7 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:2  %icmp_ln5 = icmp eq i7 %j_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln5, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %icmp_ln7_1 = icmp slt i32 %zext_ln5, %nC_read

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %zext_ln8 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:2  %add_ln8_1 = add i14 %phi_mul1, %zext_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader:3  %zext_ln8_1 = zext i14 %add_ln8_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i14 [ %add_ln7, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
.preheader:2  %zext_ln6 = zext i7 %k_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln6 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln6, label %.preheader2.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln7_2 = icmp slt i32 %zext_ln6, %nA_read

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln7 = and i1 %icmp_ln7_1, %icmp_ln7_2

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln7_1 = and i1 %and_ln7, %icmp_ln7

]]></Node>
<StgValue><ssdm name="and_ln7_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln7 = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln7_1, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln8_2 = zext i7 %k_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln8_2 = add i14 %phi_mul1, %zext_ln8_2

]]></Node>
<StgValue><ssdm name="add_ln8_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln8_3 = zext i14 %add_ln8_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln8_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln8_3 = add i14 %phi_mul, %zext_ln8

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="14">
<![CDATA[
:5  %zext_ln8_4 = zext i14 %add_ln8_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln8_4

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14">
<![CDATA[
:7  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14">
<![CDATA[
:7  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
:8  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
:10  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln8 = mul nsw i32 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
:10  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln8 = add nsw i32 %mul_ln8, %C_load

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:12  store i32 %add_ln8, i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="mA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mA"/></StgValue>
</port>
<port id="92" name="nA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nA"/></StgValue>
</port>
<port id="93" name="mB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mB"/></StgValue>
</port>
<port id="94" name="nB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nB"/></StgValue>
</port>
<port id="95" name="mC" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mC"/></StgValue>
</port>
<port id="96" name="nC" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nC"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="99" from="A" to="specbitsmap_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="9">
</dataflow>
<dataflow id="101" from="B" to="specbitsmap_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="10">
</dataflow>
<dataflow id="103" from="C" to="specbitsmap_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="105" from="mA" to="specbitsmap_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="107" from="nA" to="specbitsmap_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="109" from="mB" to="specbitsmap_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="111" from="nB" to="specbitsmap_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="113" from="mC" to="specbitsmap_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="115" from="nC" to="specbitsmap_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="119" from="multiply_a11_str" to="spectopmodule_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i32" to="nC_read" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="nC" to="nC_read" fromId="96" toId="18">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i32" to="mC_read" fromId="120" toId="19">
</dataflow>
<dataflow id="124" from="mC" to="mC_read" fromId="95" toId="19">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i32" to="nA_read" fromId="120" toId="20">
</dataflow>
<dataflow id="126" from="nA" to="nA_read" fromId="92" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_127" to="i_0" fromId="127" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln4" to="i_0" fromId="21" toId="22">
</dataflow>
<dataflow id="130" from="i" to="i_0" fromId="28" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln0" to="i_0" fromId="45" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="133" from="StgValue_132" to="phi_mul1" fromId="132" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln4" to="phi_mul1" fromId="21" toId="23">
</dataflow>
<dataflow id="135" from="add_ln4" to="phi_mul1" fromId="24" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln0" to="phi_mul1" fromId="45" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="137" from="phi_mul1" to="add_ln4" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="add_ln4" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="i_0" to="zext_ln4" fromId="22" toId="25">
</dataflow>
<dataflow id="141" from="i_0" to="icmp_ln4" fromId="22" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="icmp_ln4" fromId="142" toId="26">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="144" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_146" to="empty" fromId="146" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_146" to="empty" fromId="146" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_146" to="empty" fromId="146" toId="27">
</dataflow>
<dataflow id="150" from="i_0" to="i" fromId="22" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_151" to="i" fromId="151" toId="28">
</dataflow>
<dataflow id="153" from="icmp_ln4" to="br_ln4" fromId="26" toId="29">
</dataflow>
<dataflow id="154" from="zext_ln4" to="icmp_ln7" fromId="25" toId="30">
</dataflow>
<dataflow id="155" from="mC_read" to="icmp_ln7" fromId="19" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_127" to="j_0" fromId="127" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="br_ln5" to="j_0" fromId="31" toId="33">
</dataflow>
<dataflow id="158" from="j" to="j_0" fromId="37" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln0" to="j_0" fromId="67" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="160" from="j_0" to="zext_ln5" fromId="33" toId="34">
</dataflow>
<dataflow id="161" from="j_0" to="icmp_ln5" fromId="33" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_142" to="icmp_ln5" fromId="142" toId="35">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="144" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_146" to="empty_2" fromId="146" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_146" to="empty_2" fromId="146" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_146" to="empty_2" fromId="146" toId="36">
</dataflow>
<dataflow id="167" from="j_0" to="j" fromId="33" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_151" to="j" fromId="151" toId="37">
</dataflow>
<dataflow id="169" from="icmp_ln5" to="br_ln5" fromId="35" toId="38">
</dataflow>
<dataflow id="170" from="zext_ln5" to="icmp_ln7_1" fromId="34" toId="39">
</dataflow>
<dataflow id="171" from="nC_read" to="icmp_ln7_1" fromId="18" toId="39">
</dataflow>
<dataflow id="172" from="j_0" to="zext_ln8" fromId="33" toId="40">
</dataflow>
<dataflow id="173" from="phi_mul1" to="add_ln8_1" fromId="23" toId="41">
</dataflow>
<dataflow id="174" from="zext_ln8" to="add_ln8_1" fromId="40" toId="41">
</dataflow>
<dataflow id="175" from="add_ln8_1" to="zext_ln8_1" fromId="41" toId="42">
</dataflow>
<dataflow id="176" from="C" to="C_addr" fromId="90" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_177" to="C_addr" fromId="177" toId="43">
</dataflow>
<dataflow id="179" from="zext_ln8_1" to="C_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="180" from="k" to="k_0" fromId="51" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln6" to="k_0" fromId="76" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="182" from="StgValue_127" to="k_0" fromId="127" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln6" to="k_0" fromId="44" toId="46">
</dataflow>
<dataflow id="184" from="add_ln7" to="phi_mul" fromId="56" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln6" to="phi_mul" fromId="76" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="186" from="StgValue_132" to="phi_mul" fromId="132" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln6" to="phi_mul" fromId="44" toId="47">
</dataflow>
<dataflow id="188" from="k_0" to="zext_ln6" fromId="46" toId="48">
</dataflow>
<dataflow id="189" from="k_0" to="icmp_ln6" fromId="46" toId="49">
</dataflow>
<dataflow id="190" from="StgValue_142" to="icmp_ln6" fromId="142" toId="49">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="144" toId="50">
</dataflow>
<dataflow id="192" from="StgValue_146" to="empty_3" fromId="146" toId="50">
</dataflow>
<dataflow id="193" from="StgValue_146" to="empty_3" fromId="146" toId="50">
</dataflow>
<dataflow id="194" from="StgValue_146" to="empty_3" fromId="146" toId="50">
</dataflow>
<dataflow id="195" from="k_0" to="k" fromId="46" toId="51">
</dataflow>
<dataflow id="196" from="StgValue_151" to="k" fromId="151" toId="51">
</dataflow>
<dataflow id="197" from="icmp_ln6" to="br_ln6" fromId="49" toId="52">
</dataflow>
<dataflow id="198" from="zext_ln6" to="icmp_ln7_2" fromId="48" toId="53">
</dataflow>
<dataflow id="199" from="nA_read" to="icmp_ln7_2" fromId="20" toId="53">
</dataflow>
<dataflow id="200" from="icmp_ln7_1" to="and_ln7" fromId="39" toId="54">
</dataflow>
<dataflow id="201" from="icmp_ln7_2" to="and_ln7" fromId="53" toId="54">
</dataflow>
<dataflow id="202" from="and_ln7" to="and_ln7_1" fromId="54" toId="55">
</dataflow>
<dataflow id="203" from="icmp_ln7" to="and_ln7_1" fromId="30" toId="55">
</dataflow>
<dataflow id="204" from="phi_mul" to="add_ln7" fromId="47" toId="56">
</dataflow>
<dataflow id="205" from="StgValue_138" to="add_ln7" fromId="138" toId="56">
</dataflow>
<dataflow id="206" from="and_ln7_1" to="br_ln7" fromId="55" toId="57">
</dataflow>
<dataflow id="207" from="k_0" to="zext_ln8_2" fromId="46" toId="58">
</dataflow>
<dataflow id="208" from="phi_mul1" to="add_ln8_2" fromId="23" toId="59">
</dataflow>
<dataflow id="209" from="zext_ln8_2" to="add_ln8_2" fromId="58" toId="59">
</dataflow>
<dataflow id="210" from="add_ln8_2" to="zext_ln8_3" fromId="59" toId="60">
</dataflow>
<dataflow id="211" from="A" to="A_addr" fromId="88" toId="61">
</dataflow>
<dataflow id="212" from="StgValue_177" to="A_addr" fromId="177" toId="61">
</dataflow>
<dataflow id="213" from="zext_ln8_3" to="A_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="214" from="phi_mul" to="add_ln8_3" fromId="47" toId="62">
</dataflow>
<dataflow id="215" from="zext_ln8" to="add_ln8_3" fromId="40" toId="62">
</dataflow>
<dataflow id="216" from="add_ln8_3" to="zext_ln8_4" fromId="62" toId="63">
</dataflow>
<dataflow id="217" from="B" to="B_addr" fromId="89" toId="64">
</dataflow>
<dataflow id="218" from="StgValue_177" to="B_addr" fromId="177" toId="64">
</dataflow>
<dataflow id="219" from="zext_ln8_4" to="B_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="220" from="A_addr" to="A_load" fromId="61" toId="65">
</dataflow>
<dataflow id="221" from="B_addr" to="B_load" fromId="64" toId="66">
</dataflow>
<dataflow id="222" from="A_addr" to="A_load" fromId="61" toId="68">
</dataflow>
<dataflow id="223" from="B_addr" to="B_load" fromId="64" toId="69">
</dataflow>
<dataflow id="224" from="C_addr" to="C_load" fromId="43" toId="70">
</dataflow>
<dataflow id="225" from="B_load" to="mul_ln8" fromId="69" toId="71">
</dataflow>
<dataflow id="226" from="A_load" to="mul_ln8" fromId="68" toId="71">
</dataflow>
<dataflow id="227" from="C_addr" to="C_load" fromId="43" toId="72">
</dataflow>
<dataflow id="228" from="mul_ln8" to="add_ln8" fromId="71" toId="73">
</dataflow>
<dataflow id="229" from="C_load" to="add_ln8" fromId="72" toId="73">
</dataflow>
<dataflow id="230" from="add_ln8" to="store_ln8" fromId="73" toId="74">
</dataflow>
<dataflow id="231" from="C_addr" to="store_ln8" fromId="43" toId="74">
</dataflow>
<dataflow id="232" from="icmp_ln4" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="233" from="icmp_ln5" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="234" from="icmp_ln6" to="StgValue_4" fromId="49" toId="4">
</dataflow>
<dataflow id="235" from="and_ln7_1" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="236" from="and_ln7_1" to="StgValue_7" fromId="55" toId="7">
</dataflow>
</dataflows>


</stg>
