

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:29:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.082 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16405|    16405|  54.629 us|  54.629 us|  16405|  16405|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5_loop6  |    16403|    16403|        24|          4|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      416|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|      847|      692|    -|
|Memory               |       12|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      690|    -|
|Register             |        -|     -|     1764|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       12|     8|     2611|     2054|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U456    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U455  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U457   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U458   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   8|  847|  692|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v11_1_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_U    |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_2_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_3_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_U    |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_1_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_2_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_3_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_4_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_5_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_6_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_7_U  |node7_v125_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                            |       12|  0|   0|    0|  3072|  384|    12|        98304|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_496_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln53_fu_511_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln54_1_fu_593_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln54_fu_567_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln55_fu_752_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln65_fu_682_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln66_fu_670_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_fu_652_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln53_fu_549_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage1_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage2_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage3_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1093                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1103                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1107                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_683                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op126_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_587_p2                    |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln53_fu_490_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln54_fu_517_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln55_1_fu_758_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln55_fu_543_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln67_fu_700_p2                |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln74_fu_716_p2                |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_531_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln54_1_fu_627_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_573_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln53_1_fu_555_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln53_fu_523_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln54_1_fu_579_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln54_2_fu_599_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln54_fu_631_p3              |    select|   0|  0|   5|           1|           1|
    |v22_1_fu_806_p3                    |    select|   0|  0|  32|           1|           1|
    |v22_2_fu_821_p3                    |    select|   0|  0|  32|           1|           1|
    |v22_3_fu_836_p3                    |    select|   0|  0|  32|           1|           1|
    |v22_fu_791_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_537_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 416|         138|         107|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add66_1201_fu_110                       |   9|          2|   32|         64|
    |add66_1_13_fu_114                       |   9|          2|   32|         64|
    |add66_2_15_fu_118                       |   9|          2|   32|         64|
    |add66_3_17_fu_122                       |   9|          2|   32|         64|
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add66_1201_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add66_1_13_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add66_2_15_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add66_3_17_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v13_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v14_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v15_load               |   9|          2|    5|         10|
    |grp_fu_435_p0                           |  26|          5|   32|        160|
    |grp_fu_435_p1                           |  26|          5|   32|        160|
    |grp_fu_439_p0                           |  26|          5|   32|        160|
    |grp_fu_439_p1                           |  26|          5|   32|        160|
    |grp_fu_443_p0                           |  26|          5|   32|        160|
    |grp_fu_443_p1                           |  14|          3|   32|         96|
    |grp_fu_447_p0                           |  26|          5|   32|        160|
    |grp_fu_447_p1                           |  14|          3|   32|         96|
    |indvar_flatten20_fu_106                 |   9|          2|   13|         26|
    |indvar_flatten_fu_98                    |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v11_2_address0                          |  14|          3|    8|         24|
    |v11_3_address0                          |  14|          3|    8|         24|
    |v11_address0                            |  14|          3|    8|         24|
    |v12_1_address0                          |  14|          3|    8|         24|
    |v12_2_address0                          |  14|          3|    8|         24|
    |v12_3_address0                          |  14|          3|    8|         24|
    |v12_4_address0                          |  14|          3|    8|         24|
    |v12_5_address0                          |  14|          3|    8|         24|
    |v12_6_address0                          |  14|          3|    8|         24|
    |v12_7_address0                          |  14|          3|    8|         24|
    |v12_address0                            |  14|          3|    8|         24|
    |v13_fu_102                              |   9|          2|    5|         10|
    |v147_0_blk_n                            |   9|          2|    1|          2|
    |v147_1_blk_n                            |   9|          2|    1|          2|
    |v147_2_blk_n                            |   9|          2|    1|          2|
    |v147_3_blk_n                            |   9|          2|    1|          2|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v14_fu_94                               |   9|          2|    5|         10|
    |v15_fu_90                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 690|        146|  693|       2245|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add66_1201_fu_110                  |  32|   0|   32|          0|
    |add66_1_13_fu_114                  |  32|   0|   32|          0|
    |add66_2_15_fu_118                  |  32|   0|   32|          0|
    |add66_3_17_fu_122                  |  32|   0|   32|          0|
    |and_ln53_reg_961                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |cmp21_reg_980                      |   1|   0|    1|          0|
    |empty_reg_984                      |   8|   0|    8|          0|
    |icmp_ln53_reg_947                  |   1|   0|    1|          0|
    |icmp_ln54_reg_956                  |   1|   0|    1|          0|
    |icmp_ln55_1_reg_1051               |   1|   0|    1|          0|
    |icmp_ln67_reg_1039                 |   1|   0|    1|          0|
    |icmp_ln74_reg_1047                 |   1|   0|    1|          0|
    |indvar_flatten20_fu_106            |  13|   0|   13|          0|
    |indvar_flatten_fu_98               |  10|   0|   10|          0|
    |or_ln54_reg_971                    |   1|   0|    1|          0|
    |reg_451                            |  32|   0|   32|          0|
    |select_ln54_1_reg_975              |   5|   0|    5|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp1_reg_1216                      |  32|   0|   32|          0|
    |tmp2_reg_1206                      |  32|   0|   32|          0|
    |tmp3_reg_1196                      |  32|   0|   32|          0|
    |tmp_reg_1226                       |  32|   0|   32|          0|
    |trunc_ln54_reg_966                 |   4|   0|    4|          0|
    |v11_1_addr_reg_1160                |   8|   0|    8|          0|
    |v11_1_addr_reg_1160_pp0_iter4_reg  |   8|   0|    8|          0|
    |v11_1_load_reg_1181                |  32|   0|   32|          0|
    |v11_2_addr_reg_1166                |   8|   0|    8|          0|
    |v11_2_load_reg_1186                |  32|   0|   32|          0|
    |v11_3_addr_reg_1171                |   8|   0|    8|          0|
    |v11_3_load_reg_1191                |  32|   0|   32|          0|
    |v11_addr_reg_1155                  |   8|   0|    8|          0|
    |v11_addr_reg_1155_pp0_iter4_reg    |   8|   0|    8|          0|
    |v11_load_reg_1176                  |  32|   0|   32|          0|
    |v12_1_addr_reg_1004                |   8|   0|    8|          0|
    |v12_2_addr_reg_1009                |   8|   0|    8|          0|
    |v12_3_addr_reg_1014                |   8|   0|    8|          0|
    |v12_4_addr_reg_1019                |   8|   0|    8|          0|
    |v12_5_addr_reg_1024                |   8|   0|    8|          0|
    |v12_6_addr_reg_1029                |   8|   0|    8|          0|
    |v12_7_addr_reg_1034                |   8|   0|    8|          0|
    |v12_addr_reg_999                   |   8|   0|    8|          0|
    |v13_fu_102                         |   5|   0|    5|          0|
    |v145_0_load_reg_1055               |  32|   0|   32|          0|
    |v145_1_load_reg_1060               |  32|   0|   32|          0|
    |v14_fu_94                          |   5|   0|    5|          0|
    |v15_fu_90                          |   5|   0|    5|          0|
    |v15_load_reg_951                   |   5|   0|    5|          0|
    |v20_10_reg_1075                    |  32|   0|   32|          0|
    |v20_11_reg_1065                    |  32|   0|   32|          0|
    |v20_3_reg_1080                     |  32|   0|   32|          0|
    |v20_5_reg_1090                     |  32|   0|   32|          0|
    |v20_7_reg_1100                     |  32|   0|   32|          0|
    |v20_8_reg_1095                     |  32|   0|   32|          0|
    |v20_9_reg_1085                     |  32|   0|   32|          0|
    |v20_reg_1070                       |  32|   0|   32|          0|
    |v21_1_reg_1110                     |  32|   0|   32|          0|
    |v21_reg_1105                       |  32|   0|   32|          0|
    |v23_1_reg_1125                     |  32|   0|   32|          0|
    |v23_2_reg_1130                     |  32|   0|   32|          0|
    |v23_3_reg_1135                     |  32|   0|   32|          0|
    |v23_4_reg_1140                     |  32|   0|   32|          0|
    |v23_5_reg_1145                     |  32|   0|   32|          0|
    |v23_6_reg_1150                     |  32|   0|   32|          0|
    |v23_7_reg_1115                     |  32|   0|   32|          0|
    |v23_reg_1120                       |  32|   0|   32|          0|
    |empty_reg_984                      |  64|  32|    8|          0|
    |icmp_ln53_reg_947                  |  64|  32|    1|          0|
    |icmp_ln55_1_reg_1051               |  64|  32|    1|          0|
    |icmp_ln67_reg_1039                 |  64|  32|    1|          0|
    |icmp_ln74_reg_1047                 |  64|  32|    1|          0|
    |or_ln54_reg_971                    |  64|  32|    1|          0|
    |v11_2_addr_reg_1166                |  64|  32|    8|          0|
    |v11_3_addr_reg_1171                |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1764| 256| 1281|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v147_3_din               |  out|   32|     ap_fifo|        v147_3|       pointer|
|v147_3_num_data_valid    |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_fifo_cap          |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_full_n            |   in|    1|     ap_fifo|        v147_3|       pointer|
|v147_3_write             |  out|    1|     ap_fifo|        v147_3|       pointer|
|v145_0_address0          |  out|    8|   ap_memory|        v145_0|         array|
|v145_0_ce0               |  out|    1|   ap_memory|        v145_0|         array|
|v145_0_q0                |   in|   32|   ap_memory|        v145_0|         array|
|v145_1_address0          |  out|    8|   ap_memory|        v145_1|         array|
|v145_1_ce0               |  out|    1|   ap_memory|        v145_1|         array|
|v145_1_q0                |   in|   32|   ap_memory|        v145_1|         array|
|v148_0_0_dout            |   in|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_empty_n         |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_read            |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_dout            |   in|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_empty_n         |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_read            |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_1_0_dout            |   in|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_empty_n         |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_read            |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_dout            |   in|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_empty_n         |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_read            |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_2_0_dout            |   in|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_empty_n         |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_read            |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_dout            |   in|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_empty_n         |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_read            |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_3_0_dout            |   in|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_empty_n         |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_read            |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_dout            |   in|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_empty_n         |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_read            |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v147_0_din               |  out|   32|     ap_fifo|        v147_0|       pointer|
|v147_0_num_data_valid    |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_fifo_cap          |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_full_n            |   in|    1|     ap_fifo|        v147_0|       pointer|
|v147_0_write             |  out|    1|     ap_fifo|        v147_0|       pointer|
|v147_1_din               |  out|   32|     ap_fifo|        v147_1|       pointer|
|v147_1_num_data_valid    |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_fifo_cap          |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_full_n            |   in|    1|     ap_fifo|        v147_1|       pointer|
|v147_1_write             |  out|    1|     ap_fifo|        v147_1|       pointer|
|v147_2_din               |  out|   32|     ap_fifo|        v147_2|       pointer|
|v147_2_num_data_valid    |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_fifo_cap          |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_full_n            |   in|    1|     ap_fifo|        v147_2|       pointer|
|v147_2_write             |  out|    1|     ap_fifo|        v147_2|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

