
doghead_arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1f0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800b3c0  0800b3c0  0000c3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8a8  0800b8a8  0000d084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b8a8  0800b8a8  0000c8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8b0  0800b8b0  0000d084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b8b0  0800b8b0  0000c8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800b8b8  0800b8b8  0000c8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800b8c0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b654  20000088  0800b944  0000d088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000b6dc  0800b944  0000d6dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000206fc  00000000  00000000  0000d0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e8c  00000000  00000000  0002d7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a8  00000000  00000000  00032640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013da  00000000  00000000  00033fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000c6b2  00000000  00000000  000353c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e8ff  00000000  00000000  00041a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eef6e  00000000  00000000  00060373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  0014f2e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b48  00000000  00000000  0014f358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00156ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b3a8 	.word	0x0800b3a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800b3a8 	.word	0x0800b3a8

08000210 <__default_zero_allocate>:
 8000210:	f00a b8e0 	b.w	800a3d4 <calloc>

08000214 <__default_reallocate>:
 8000214:	f00a b9b8 	b.w	800a588 <realloc>

08000218 <__default_deallocate>:
 8000218:	f00a b900 	b.w	800a41c <free>

0800021c <__default_allocate>:
 800021c:	f00a b8f6 	b.w	800a40c <malloc>

08000220 <rcutils_get_zero_initialized_allocator>:
 8000220:	b510      	push	{r4, lr}
 8000222:	4c05      	ldr	r4, [pc, #20]	@ (8000238 <rcutils_get_zero_initialized_allocator+0x18>)
 8000224:	4686      	mov	lr, r0
 8000226:	4684      	mov	ip, r0
 8000228:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800022a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800022e:	6823      	ldr	r3, [r4, #0]
 8000230:	f8cc 3000 	str.w	r3, [ip]
 8000234:	4670      	mov	r0, lr
 8000236:	bd10      	pop	{r4, pc}
 8000238:	0800b40c 	.word	0x0800b40c

0800023c <rcutils_set_default_allocator>:
 800023c:	b1a8      	cbz	r0, 800026a <rcutils_set_default_allocator+0x2e>
 800023e:	6802      	ldr	r2, [r0, #0]
 8000240:	b1a2      	cbz	r2, 800026c <rcutils_set_default_allocator+0x30>
 8000242:	6841      	ldr	r1, [r0, #4]
 8000244:	b1a1      	cbz	r1, 8000270 <rcutils_set_default_allocator+0x34>
 8000246:	b410      	push	{r4}
 8000248:	68c4      	ldr	r4, [r0, #12]
 800024a:	b164      	cbz	r4, 8000266 <rcutils_set_default_allocator+0x2a>
 800024c:	6880      	ldr	r0, [r0, #8]
 800024e:	b138      	cbz	r0, 8000260 <rcutils_set_default_allocator+0x24>
 8000250:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <rcutils_set_default_allocator+0x38>)
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	2200      	movs	r2, #0
 8000256:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800025a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800025e:	2001      	movs	r0, #1
 8000260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000264:	4770      	bx	lr
 8000266:	4620      	mov	r0, r4
 8000268:	e7fa      	b.n	8000260 <rcutils_set_default_allocator+0x24>
 800026a:	4770      	bx	lr
 800026c:	4610      	mov	r0, r2
 800026e:	4770      	bx	lr
 8000270:	4608      	mov	r0, r1
 8000272:	4770      	bx	lr
 8000274:	20000000 	.word	0x20000000

08000278 <rcutils_get_default_allocator>:
 8000278:	b510      	push	{r4, lr}
 800027a:	4c05      	ldr	r4, [pc, #20]	@ (8000290 <rcutils_get_default_allocator+0x18>)
 800027c:	4686      	mov	lr, r0
 800027e:	4684      	mov	ip, r0
 8000280:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000282:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000286:	6823      	ldr	r3, [r4, #0]
 8000288:	f8cc 3000 	str.w	r3, [ip]
 800028c:	4670      	mov	r0, lr
 800028e:	bd10      	pop	{r4, pc}
 8000290:	20000000 	.word	0x20000000

08000294 <rcutils_allocator_is_valid>:
 8000294:	b158      	cbz	r0, 80002ae <rcutils_allocator_is_valid+0x1a>
 8000296:	6803      	ldr	r3, [r0, #0]
 8000298:	b143      	cbz	r3, 80002ac <rcutils_allocator_is_valid+0x18>
 800029a:	6843      	ldr	r3, [r0, #4]
 800029c:	b133      	cbz	r3, 80002ac <rcutils_allocator_is_valid+0x18>
 800029e:	68c3      	ldr	r3, [r0, #12]
 80002a0:	b123      	cbz	r3, 80002ac <rcutils_allocator_is_valid+0x18>
 80002a2:	6880      	ldr	r0, [r0, #8]
 80002a4:	3800      	subs	r0, #0
 80002a6:	bf18      	it	ne
 80002a8:	2001      	movne	r0, #1
 80002aa:	4770      	bx	lr
 80002ac:	4618      	mov	r0, r3
 80002ae:	4770      	bx	lr

080002b0 <rcutils_reallocf>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	4615      	mov	r5, r2
 80002b4:	b1a2      	cbz	r2, 80002e0 <rcutils_reallocf+0x30>
 80002b6:	6814      	ldr	r4, [r2, #0]
 80002b8:	b154      	cbz	r4, 80002d0 <rcutils_reallocf+0x20>
 80002ba:	6854      	ldr	r4, [r2, #4]
 80002bc:	b144      	cbz	r4, 80002d0 <rcutils_reallocf+0x20>
 80002be:	68d4      	ldr	r4, [r2, #12]
 80002c0:	b134      	cbz	r4, 80002d0 <rcutils_reallocf+0x20>
 80002c2:	6894      	ldr	r4, [r2, #8]
 80002c4:	b124      	cbz	r4, 80002d0 <rcutils_reallocf+0x20>
 80002c6:	6912      	ldr	r2, [r2, #16]
 80002c8:	4606      	mov	r6, r0
 80002ca:	47a0      	blx	r4
 80002cc:	4604      	mov	r4, r0
 80002ce:	b108      	cbz	r0, 80002d4 <rcutils_reallocf+0x24>
 80002d0:	4620      	mov	r0, r4
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	4630      	mov	r0, r6
 80002d6:	686b      	ldr	r3, [r5, #4]
 80002d8:	6929      	ldr	r1, [r5, #16]
 80002da:	4798      	blx	r3
 80002dc:	4620      	mov	r0, r4
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	4614      	mov	r4, r2
 80002e2:	4620      	mov	r0, r4
 80002e4:	bd70      	pop	{r4, r5, r6, pc}
 80002e6:	bf00      	nop

080002e8 <rmw_uros_set_custom_transport>:
 80002e8:	b470      	push	{r4, r5, r6}
 80002ea:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80002ee:	b162      	cbz	r2, 800030a <rmw_uros_set_custom_transport+0x22>
 80002f0:	b15b      	cbz	r3, 800030a <rmw_uros_set_custom_transport+0x22>
 80002f2:	b155      	cbz	r5, 800030a <rmw_uros_set_custom_transport+0x22>
 80002f4:	b14e      	cbz	r6, 800030a <rmw_uros_set_custom_transport+0x22>
 80002f6:	4c06      	ldr	r4, [pc, #24]	@ (8000310 <rmw_uros_set_custom_transport+0x28>)
 80002f8:	7020      	strb	r0, [r4, #0]
 80002fa:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80002fe:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8000302:	6166      	str	r6, [r4, #20]
 8000304:	2000      	movs	r0, #0
 8000306:	bc70      	pop	{r4, r5, r6}
 8000308:	4770      	bx	lr
 800030a:	200b      	movs	r0, #11
 800030c:	bc70      	pop	{r4, r5, r6}
 800030e:	4770      	bx	lr
 8000310:	200000a4 	.word	0x200000a4

08000314 <rmw_uros_options_set_custom_transport>:
 8000314:	b470      	push	{r4, r5, r6}
 8000316:	9c05      	ldr	r4, [sp, #20]
 8000318:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800031c:	b16a      	cbz	r2, 800033a <rmw_uros_options_set_custom_transport+0x26>
 800031e:	b163      	cbz	r3, 800033a <rmw_uros_options_set_custom_transport+0x26>
 8000320:	b15d      	cbz	r5, 800033a <rmw_uros_options_set_custom_transport+0x26>
 8000322:	b156      	cbz	r6, 800033a <rmw_uros_options_set_custom_transport+0x26>
 8000324:	b14c      	cbz	r4, 800033a <rmw_uros_options_set_custom_transport+0x26>
 8000326:	6b64      	ldr	r4, [r4, #52]	@ 0x34
 8000328:	7420      	strb	r0, [r4, #16]
 800032a:	e9c4 1205 	strd	r1, r2, [r4, #20]
 800032e:	e9c4 3507 	strd	r3, r5, [r4, #28]
 8000332:	6266      	str	r6, [r4, #36]	@ 0x24
 8000334:	2000      	movs	r0, #0
 8000336:	bc70      	pop	{r4, r5, r6}
 8000338:	4770      	bx	lr
 800033a:	200b      	movs	r0, #11
 800033c:	bc70      	pop	{r4, r5, r6}
 800033e:	4770      	bx	lr

08000340 <memchr>:
 8000340:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000344:	2a10      	cmp	r2, #16
 8000346:	db2b      	blt.n	80003a0 <memchr+0x60>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	d008      	beq.n	8000360 <memchr+0x20>
 800034e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000352:	3a01      	subs	r2, #1
 8000354:	428b      	cmp	r3, r1
 8000356:	d02d      	beq.n	80003b4 <memchr+0x74>
 8000358:	f010 0f07 	tst.w	r0, #7
 800035c:	b342      	cbz	r2, 80003b0 <memchr+0x70>
 800035e:	d1f6      	bne.n	800034e <memchr+0xe>
 8000360:	b4f0      	push	{r4, r5, r6, r7}
 8000362:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000366:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800036a:	f022 0407 	bic.w	r4, r2, #7
 800036e:	f07f 0700 	mvns.w	r7, #0
 8000372:	2300      	movs	r3, #0
 8000374:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000378:	3c08      	subs	r4, #8
 800037a:	ea85 0501 	eor.w	r5, r5, r1
 800037e:	ea86 0601 	eor.w	r6, r6, r1
 8000382:	fa85 f547 	uadd8	r5, r5, r7
 8000386:	faa3 f587 	sel	r5, r3, r7
 800038a:	fa86 f647 	uadd8	r6, r6, r7
 800038e:	faa5 f687 	sel	r6, r5, r7
 8000392:	b98e      	cbnz	r6, 80003b8 <memchr+0x78>
 8000394:	d1ee      	bne.n	8000374 <memchr+0x34>
 8000396:	bcf0      	pop	{r4, r5, r6, r7}
 8000398:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800039c:	f002 0207 	and.w	r2, r2, #7
 80003a0:	b132      	cbz	r2, 80003b0 <memchr+0x70>
 80003a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003a6:	3a01      	subs	r2, #1
 80003a8:	ea83 0301 	eor.w	r3, r3, r1
 80003ac:	b113      	cbz	r3, 80003b4 <memchr+0x74>
 80003ae:	d1f8      	bne.n	80003a2 <memchr+0x62>
 80003b0:	2000      	movs	r0, #0
 80003b2:	4770      	bx	lr
 80003b4:	3801      	subs	r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	bf06      	itte	eq
 80003bc:	4635      	moveq	r5, r6
 80003be:	3803      	subeq	r0, #3
 80003c0:	3807      	subne	r0, #7
 80003c2:	f015 0f01 	tst.w	r5, #1
 80003c6:	d107      	bne.n	80003d8 <memchr+0x98>
 80003c8:	3001      	adds	r0, #1
 80003ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ce:	bf02      	ittt	eq
 80003d0:	3001      	addeq	r0, #1
 80003d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003d6:	3001      	addeq	r0, #1
 80003d8:	bcf0      	pop	{r4, r5, r6, r7}
 80003da:	3801      	subs	r0, #1
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <__aeabi_frsub>:
 80003e0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__addsf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_fsub>:
 80003e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080003ec <__addsf3>:
 80003ec:	0042      	lsls	r2, r0, #1
 80003ee:	bf1f      	itttt	ne
 80003f0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003f4:	ea92 0f03 	teqne	r2, r3
 80003f8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003fc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000400:	d06a      	beq.n	80004d8 <__addsf3+0xec>
 8000402:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000406:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800040a:	bfc1      	itttt	gt
 800040c:	18d2      	addgt	r2, r2, r3
 800040e:	4041      	eorgt	r1, r0
 8000410:	4048      	eorgt	r0, r1
 8000412:	4041      	eorgt	r1, r0
 8000414:	bfb8      	it	lt
 8000416:	425b      	neglt	r3, r3
 8000418:	2b19      	cmp	r3, #25
 800041a:	bf88      	it	hi
 800041c:	4770      	bxhi	lr
 800041e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000422:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000426:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800042a:	bf18      	it	ne
 800042c:	4240      	negne	r0, r0
 800042e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000432:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000436:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800043a:	bf18      	it	ne
 800043c:	4249      	negne	r1, r1
 800043e:	ea92 0f03 	teq	r2, r3
 8000442:	d03f      	beq.n	80004c4 <__addsf3+0xd8>
 8000444:	f1a2 0201 	sub.w	r2, r2, #1
 8000448:	fa41 fc03 	asr.w	ip, r1, r3
 800044c:	eb10 000c 	adds.w	r0, r0, ip
 8000450:	f1c3 0320 	rsb	r3, r3, #32
 8000454:	fa01 f103 	lsl.w	r1, r1, r3
 8000458:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800045c:	d502      	bpl.n	8000464 <__addsf3+0x78>
 800045e:	4249      	negs	r1, r1
 8000460:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000464:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000468:	d313      	bcc.n	8000492 <__addsf3+0xa6>
 800046a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800046e:	d306      	bcc.n	800047e <__addsf3+0x92>
 8000470:	0840      	lsrs	r0, r0, #1
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	f102 0201 	add.w	r2, r2, #1
 800047a:	2afe      	cmp	r2, #254	@ 0xfe
 800047c:	d251      	bcs.n	8000522 <__addsf3+0x136>
 800047e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000482:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000486:	bf08      	it	eq
 8000488:	f020 0001 	biceq.w	r0, r0, #1
 800048c:	ea40 0003 	orr.w	r0, r0, r3
 8000490:	4770      	bx	lr
 8000492:	0049      	lsls	r1, r1, #1
 8000494:	eb40 0000 	adc.w	r0, r0, r0
 8000498:	3a01      	subs	r2, #1
 800049a:	bf28      	it	cs
 800049c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80004a0:	d2ed      	bcs.n	800047e <__addsf3+0x92>
 80004a2:	fab0 fc80 	clz	ip, r0
 80004a6:	f1ac 0c08 	sub.w	ip, ip, #8
 80004aa:	ebb2 020c 	subs.w	r2, r2, ip
 80004ae:	fa00 f00c 	lsl.w	r0, r0, ip
 80004b2:	bfaa      	itet	ge
 80004b4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80004b8:	4252      	neglt	r2, r2
 80004ba:	4318      	orrge	r0, r3
 80004bc:	bfbc      	itt	lt
 80004be:	40d0      	lsrlt	r0, r2
 80004c0:	4318      	orrlt	r0, r3
 80004c2:	4770      	bx	lr
 80004c4:	f092 0f00 	teq	r2, #0
 80004c8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80004cc:	bf06      	itte	eq
 80004ce:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80004d2:	3201      	addeq	r2, #1
 80004d4:	3b01      	subne	r3, #1
 80004d6:	e7b5      	b.n	8000444 <__addsf3+0x58>
 80004d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80004dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80004e0:	bf18      	it	ne
 80004e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004e6:	d021      	beq.n	800052c <__addsf3+0x140>
 80004e8:	ea92 0f03 	teq	r2, r3
 80004ec:	d004      	beq.n	80004f8 <__addsf3+0x10c>
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf08      	it	eq
 80004f4:	4608      	moveq	r0, r1
 80004f6:	4770      	bx	lr
 80004f8:	ea90 0f01 	teq	r0, r1
 80004fc:	bf1c      	itt	ne
 80004fe:	2000      	movne	r0, #0
 8000500:	4770      	bxne	lr
 8000502:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000506:	d104      	bne.n	8000512 <__addsf3+0x126>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	bf28      	it	cs
 800050c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000510:	4770      	bx	lr
 8000512:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000516:	bf3c      	itt	cc
 8000518:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800051c:	4770      	bxcc	lr
 800051e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000522:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000526:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800052a:	4770      	bx	lr
 800052c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000530:	bf16      	itet	ne
 8000532:	4608      	movne	r0, r1
 8000534:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000538:	4601      	movne	r1, r0
 800053a:	0242      	lsls	r2, r0, #9
 800053c:	bf06      	itte	eq
 800053e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000542:	ea90 0f01 	teqeq	r0, r1
 8000546:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800054a:	4770      	bx	lr

0800054c <__aeabi_ui2f>:
 800054c:	f04f 0300 	mov.w	r3, #0
 8000550:	e004      	b.n	800055c <__aeabi_i2f+0x8>
 8000552:	bf00      	nop

08000554 <__aeabi_i2f>:
 8000554:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000558:	bf48      	it	mi
 800055a:	4240      	negmi	r0, r0
 800055c:	ea5f 0c00 	movs.w	ip, r0
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000568:	4601      	mov	r1, r0
 800056a:	f04f 0000 	mov.w	r0, #0
 800056e:	e01c      	b.n	80005aa <__aeabi_l2f+0x2a>

08000570 <__aeabi_ul2f>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	f04f 0300 	mov.w	r3, #0
 800057c:	e00a      	b.n	8000594 <__aeabi_l2f+0x14>
 800057e:	bf00      	nop

08000580 <__aeabi_l2f>:
 8000580:	ea50 0201 	orrs.w	r2, r0, r1
 8000584:	bf08      	it	eq
 8000586:	4770      	bxeq	lr
 8000588:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800058c:	d502      	bpl.n	8000594 <__aeabi_l2f+0x14>
 800058e:	4240      	negs	r0, r0
 8000590:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000594:	ea5f 0c01 	movs.w	ip, r1
 8000598:	bf02      	ittt	eq
 800059a:	4684      	moveq	ip, r0
 800059c:	4601      	moveq	r1, r0
 800059e:	2000      	moveq	r0, #0
 80005a0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80005a4:	bf08      	it	eq
 80005a6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80005aa:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80005ae:	fabc f28c 	clz	r2, ip
 80005b2:	3a08      	subs	r2, #8
 80005b4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80005b8:	db10      	blt.n	80005dc <__aeabi_l2f+0x5c>
 80005ba:	fa01 fc02 	lsl.w	ip, r1, r2
 80005be:	4463      	add	r3, ip
 80005c0:	fa00 fc02 	lsl.w	ip, r0, r2
 80005c4:	f1c2 0220 	rsb	r2, r2, #32
 80005c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005cc:	fa20 f202 	lsr.w	r2, r0, r2
 80005d0:	eb43 0002 	adc.w	r0, r3, r2
 80005d4:	bf08      	it	eq
 80005d6:	f020 0001 	biceq.w	r0, r0, #1
 80005da:	4770      	bx	lr
 80005dc:	f102 0220 	add.w	r2, r2, #32
 80005e0:	fa01 fc02 	lsl.w	ip, r1, r2
 80005e4:	f1c2 0220 	rsb	r2, r2, #32
 80005e8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80005ec:	fa21 f202 	lsr.w	r2, r1, r2
 80005f0:	eb43 0002 	adc.w	r0, r3, r2
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005fa:	4770      	bx	lr

080005fc <__aeabi_uldivmod>:
 80005fc:	b953      	cbnz	r3, 8000614 <__aeabi_uldivmod+0x18>
 80005fe:	b94a      	cbnz	r2, 8000614 <__aeabi_uldivmod+0x18>
 8000600:	2900      	cmp	r1, #0
 8000602:	bf08      	it	eq
 8000604:	2800      	cmpeq	r0, #0
 8000606:	bf1c      	itt	ne
 8000608:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800060c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000610:	f000 b988 	b.w	8000924 <__aeabi_idiv0>
 8000614:	f1ad 0c08 	sub.w	ip, sp, #8
 8000618:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800061c:	f000 f806 	bl	800062c <__udivmoddi4>
 8000620:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000624:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000628:	b004      	add	sp, #16
 800062a:	4770      	bx	lr

0800062c <__udivmoddi4>:
 800062c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000630:	9d08      	ldr	r5, [sp, #32]
 8000632:	468e      	mov	lr, r1
 8000634:	4604      	mov	r4, r0
 8000636:	4688      	mov	r8, r1
 8000638:	2b00      	cmp	r3, #0
 800063a:	d14a      	bne.n	80006d2 <__udivmoddi4+0xa6>
 800063c:	428a      	cmp	r2, r1
 800063e:	4617      	mov	r7, r2
 8000640:	d962      	bls.n	8000708 <__udivmoddi4+0xdc>
 8000642:	fab2 f682 	clz	r6, r2
 8000646:	b14e      	cbz	r6, 800065c <__udivmoddi4+0x30>
 8000648:	f1c6 0320 	rsb	r3, r6, #32
 800064c:	fa01 f806 	lsl.w	r8, r1, r6
 8000650:	fa20 f303 	lsr.w	r3, r0, r3
 8000654:	40b7      	lsls	r7, r6
 8000656:	ea43 0808 	orr.w	r8, r3, r8
 800065a:	40b4      	lsls	r4, r6
 800065c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000660:	fa1f fc87 	uxth.w	ip, r7
 8000664:	fbb8 f1fe 	udiv	r1, r8, lr
 8000668:	0c23      	lsrs	r3, r4, #16
 800066a:	fb0e 8811 	mls	r8, lr, r1, r8
 800066e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000672:	fb01 f20c 	mul.w	r2, r1, ip
 8000676:	429a      	cmp	r2, r3
 8000678:	d909      	bls.n	800068e <__udivmoddi4+0x62>
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000680:	f080 80ea 	bcs.w	8000858 <__udivmoddi4+0x22c>
 8000684:	429a      	cmp	r2, r3
 8000686:	f240 80e7 	bls.w	8000858 <__udivmoddi4+0x22c>
 800068a:	3902      	subs	r1, #2
 800068c:	443b      	add	r3, r7
 800068e:	1a9a      	subs	r2, r3, r2
 8000690:	b2a3      	uxth	r3, r4
 8000692:	fbb2 f0fe 	udiv	r0, r2, lr
 8000696:	fb0e 2210 	mls	r2, lr, r0, r2
 800069a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800069e:	fb00 fc0c 	mul.w	ip, r0, ip
 80006a2:	459c      	cmp	ip, r3
 80006a4:	d909      	bls.n	80006ba <__udivmoddi4+0x8e>
 80006a6:	18fb      	adds	r3, r7, r3
 80006a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80006ac:	f080 80d6 	bcs.w	800085c <__udivmoddi4+0x230>
 80006b0:	459c      	cmp	ip, r3
 80006b2:	f240 80d3 	bls.w	800085c <__udivmoddi4+0x230>
 80006b6:	443b      	add	r3, r7
 80006b8:	3802      	subs	r0, #2
 80006ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006be:	eba3 030c 	sub.w	r3, r3, ip
 80006c2:	2100      	movs	r1, #0
 80006c4:	b11d      	cbz	r5, 80006ce <__udivmoddi4+0xa2>
 80006c6:	40f3      	lsrs	r3, r6
 80006c8:	2200      	movs	r2, #0
 80006ca:	e9c5 3200 	strd	r3, r2, [r5]
 80006ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006d2:	428b      	cmp	r3, r1
 80006d4:	d905      	bls.n	80006e2 <__udivmoddi4+0xb6>
 80006d6:	b10d      	cbz	r5, 80006dc <__udivmoddi4+0xb0>
 80006d8:	e9c5 0100 	strd	r0, r1, [r5]
 80006dc:	2100      	movs	r1, #0
 80006de:	4608      	mov	r0, r1
 80006e0:	e7f5      	b.n	80006ce <__udivmoddi4+0xa2>
 80006e2:	fab3 f183 	clz	r1, r3
 80006e6:	2900      	cmp	r1, #0
 80006e8:	d146      	bne.n	8000778 <__udivmoddi4+0x14c>
 80006ea:	4573      	cmp	r3, lr
 80006ec:	d302      	bcc.n	80006f4 <__udivmoddi4+0xc8>
 80006ee:	4282      	cmp	r2, r0
 80006f0:	f200 8105 	bhi.w	80008fe <__udivmoddi4+0x2d2>
 80006f4:	1a84      	subs	r4, r0, r2
 80006f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80006fa:	2001      	movs	r0, #1
 80006fc:	4690      	mov	r8, r2
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d0e5      	beq.n	80006ce <__udivmoddi4+0xa2>
 8000702:	e9c5 4800 	strd	r4, r8, [r5]
 8000706:	e7e2      	b.n	80006ce <__udivmoddi4+0xa2>
 8000708:	2a00      	cmp	r2, #0
 800070a:	f000 8090 	beq.w	800082e <__udivmoddi4+0x202>
 800070e:	fab2 f682 	clz	r6, r2
 8000712:	2e00      	cmp	r6, #0
 8000714:	f040 80a4 	bne.w	8000860 <__udivmoddi4+0x234>
 8000718:	1a8a      	subs	r2, r1, r2
 800071a:	0c03      	lsrs	r3, r0, #16
 800071c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000720:	b280      	uxth	r0, r0
 8000722:	b2bc      	uxth	r4, r7
 8000724:	2101      	movs	r1, #1
 8000726:	fbb2 fcfe 	udiv	ip, r2, lr
 800072a:	fb0e 221c 	mls	r2, lr, ip, r2
 800072e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000732:	fb04 f20c 	mul.w	r2, r4, ip
 8000736:	429a      	cmp	r2, r3
 8000738:	d907      	bls.n	800074a <__udivmoddi4+0x11e>
 800073a:	18fb      	adds	r3, r7, r3
 800073c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000740:	d202      	bcs.n	8000748 <__udivmoddi4+0x11c>
 8000742:	429a      	cmp	r2, r3
 8000744:	f200 80e0 	bhi.w	8000908 <__udivmoddi4+0x2dc>
 8000748:	46c4      	mov	ip, r8
 800074a:	1a9b      	subs	r3, r3, r2
 800074c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000750:	fb0e 3312 	mls	r3, lr, r2, r3
 8000754:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000758:	fb02 f404 	mul.w	r4, r2, r4
 800075c:	429c      	cmp	r4, r3
 800075e:	d907      	bls.n	8000770 <__udivmoddi4+0x144>
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000766:	d202      	bcs.n	800076e <__udivmoddi4+0x142>
 8000768:	429c      	cmp	r4, r3
 800076a:	f200 80ca 	bhi.w	8000902 <__udivmoddi4+0x2d6>
 800076e:	4602      	mov	r2, r0
 8000770:	1b1b      	subs	r3, r3, r4
 8000772:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000776:	e7a5      	b.n	80006c4 <__udivmoddi4+0x98>
 8000778:	f1c1 0620 	rsb	r6, r1, #32
 800077c:	408b      	lsls	r3, r1
 800077e:	fa22 f706 	lsr.w	r7, r2, r6
 8000782:	431f      	orrs	r7, r3
 8000784:	fa0e f401 	lsl.w	r4, lr, r1
 8000788:	fa20 f306 	lsr.w	r3, r0, r6
 800078c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000790:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000794:	4323      	orrs	r3, r4
 8000796:	fa00 f801 	lsl.w	r8, r0, r1
 800079a:	fa1f fc87 	uxth.w	ip, r7
 800079e:	fbbe f0f9 	udiv	r0, lr, r9
 80007a2:	0c1c      	lsrs	r4, r3, #16
 80007a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80007a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80007b0:	45a6      	cmp	lr, r4
 80007b2:	fa02 f201 	lsl.w	r2, r2, r1
 80007b6:	d909      	bls.n	80007cc <__udivmoddi4+0x1a0>
 80007b8:	193c      	adds	r4, r7, r4
 80007ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80007be:	f080 809c 	bcs.w	80008fa <__udivmoddi4+0x2ce>
 80007c2:	45a6      	cmp	lr, r4
 80007c4:	f240 8099 	bls.w	80008fa <__udivmoddi4+0x2ce>
 80007c8:	3802      	subs	r0, #2
 80007ca:	443c      	add	r4, r7
 80007cc:	eba4 040e 	sub.w	r4, r4, lr
 80007d0:	fa1f fe83 	uxth.w	lr, r3
 80007d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80007d8:	fb09 4413 	mls	r4, r9, r3, r4
 80007dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80007e4:	45a4      	cmp	ip, r4
 80007e6:	d908      	bls.n	80007fa <__udivmoddi4+0x1ce>
 80007e8:	193c      	adds	r4, r7, r4
 80007ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80007ee:	f080 8082 	bcs.w	80008f6 <__udivmoddi4+0x2ca>
 80007f2:	45a4      	cmp	ip, r4
 80007f4:	d97f      	bls.n	80008f6 <__udivmoddi4+0x2ca>
 80007f6:	3b02      	subs	r3, #2
 80007f8:	443c      	add	r4, r7
 80007fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007fe:	eba4 040c 	sub.w	r4, r4, ip
 8000802:	fba0 ec02 	umull	lr, ip, r0, r2
 8000806:	4564      	cmp	r4, ip
 8000808:	4673      	mov	r3, lr
 800080a:	46e1      	mov	r9, ip
 800080c:	d362      	bcc.n	80008d4 <__udivmoddi4+0x2a8>
 800080e:	d05f      	beq.n	80008d0 <__udivmoddi4+0x2a4>
 8000810:	b15d      	cbz	r5, 800082a <__udivmoddi4+0x1fe>
 8000812:	ebb8 0203 	subs.w	r2, r8, r3
 8000816:	eb64 0409 	sbc.w	r4, r4, r9
 800081a:	fa04 f606 	lsl.w	r6, r4, r6
 800081e:	fa22 f301 	lsr.w	r3, r2, r1
 8000822:	431e      	orrs	r6, r3
 8000824:	40cc      	lsrs	r4, r1
 8000826:	e9c5 6400 	strd	r6, r4, [r5]
 800082a:	2100      	movs	r1, #0
 800082c:	e74f      	b.n	80006ce <__udivmoddi4+0xa2>
 800082e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000832:	0c01      	lsrs	r1, r0, #16
 8000834:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000838:	b280      	uxth	r0, r0
 800083a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800083e:	463b      	mov	r3, r7
 8000840:	4638      	mov	r0, r7
 8000842:	463c      	mov	r4, r7
 8000844:	46b8      	mov	r8, r7
 8000846:	46be      	mov	lr, r7
 8000848:	2620      	movs	r6, #32
 800084a:	fbb1 f1f7 	udiv	r1, r1, r7
 800084e:	eba2 0208 	sub.w	r2, r2, r8
 8000852:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000856:	e766      	b.n	8000726 <__udivmoddi4+0xfa>
 8000858:	4601      	mov	r1, r0
 800085a:	e718      	b.n	800068e <__udivmoddi4+0x62>
 800085c:	4610      	mov	r0, r2
 800085e:	e72c      	b.n	80006ba <__udivmoddi4+0x8e>
 8000860:	f1c6 0220 	rsb	r2, r6, #32
 8000864:	fa2e f302 	lsr.w	r3, lr, r2
 8000868:	40b7      	lsls	r7, r6
 800086a:	40b1      	lsls	r1, r6
 800086c:	fa20 f202 	lsr.w	r2, r0, r2
 8000870:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000874:	430a      	orrs	r2, r1
 8000876:	fbb3 f8fe 	udiv	r8, r3, lr
 800087a:	b2bc      	uxth	r4, r7
 800087c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000880:	0c11      	lsrs	r1, r2, #16
 8000882:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000886:	fb08 f904 	mul.w	r9, r8, r4
 800088a:	40b0      	lsls	r0, r6
 800088c:	4589      	cmp	r9, r1
 800088e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000892:	b280      	uxth	r0, r0
 8000894:	d93e      	bls.n	8000914 <__udivmoddi4+0x2e8>
 8000896:	1879      	adds	r1, r7, r1
 8000898:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800089c:	d201      	bcs.n	80008a2 <__udivmoddi4+0x276>
 800089e:	4589      	cmp	r9, r1
 80008a0:	d81f      	bhi.n	80008e2 <__udivmoddi4+0x2b6>
 80008a2:	eba1 0109 	sub.w	r1, r1, r9
 80008a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008aa:	fb09 f804 	mul.w	r8, r9, r4
 80008ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80008b2:	b292      	uxth	r2, r2
 80008b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008b8:	4542      	cmp	r2, r8
 80008ba:	d229      	bcs.n	8000910 <__udivmoddi4+0x2e4>
 80008bc:	18ba      	adds	r2, r7, r2
 80008be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80008c2:	d2c4      	bcs.n	800084e <__udivmoddi4+0x222>
 80008c4:	4542      	cmp	r2, r8
 80008c6:	d2c2      	bcs.n	800084e <__udivmoddi4+0x222>
 80008c8:	f1a9 0102 	sub.w	r1, r9, #2
 80008cc:	443a      	add	r2, r7
 80008ce:	e7be      	b.n	800084e <__udivmoddi4+0x222>
 80008d0:	45f0      	cmp	r8, lr
 80008d2:	d29d      	bcs.n	8000810 <__udivmoddi4+0x1e4>
 80008d4:	ebbe 0302 	subs.w	r3, lr, r2
 80008d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008dc:	3801      	subs	r0, #1
 80008de:	46e1      	mov	r9, ip
 80008e0:	e796      	b.n	8000810 <__udivmoddi4+0x1e4>
 80008e2:	eba7 0909 	sub.w	r9, r7, r9
 80008e6:	4449      	add	r1, r9
 80008e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80008ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80008f0:	fb09 f804 	mul.w	r8, r9, r4
 80008f4:	e7db      	b.n	80008ae <__udivmoddi4+0x282>
 80008f6:	4673      	mov	r3, lr
 80008f8:	e77f      	b.n	80007fa <__udivmoddi4+0x1ce>
 80008fa:	4650      	mov	r0, sl
 80008fc:	e766      	b.n	80007cc <__udivmoddi4+0x1a0>
 80008fe:	4608      	mov	r0, r1
 8000900:	e6fd      	b.n	80006fe <__udivmoddi4+0xd2>
 8000902:	443b      	add	r3, r7
 8000904:	3a02      	subs	r2, #2
 8000906:	e733      	b.n	8000770 <__udivmoddi4+0x144>
 8000908:	f1ac 0c02 	sub.w	ip, ip, #2
 800090c:	443b      	add	r3, r7
 800090e:	e71c      	b.n	800074a <__udivmoddi4+0x11e>
 8000910:	4649      	mov	r1, r9
 8000912:	e79c      	b.n	800084e <__udivmoddi4+0x222>
 8000914:	eba1 0109 	sub.w	r1, r1, r9
 8000918:	46c4      	mov	ip, r8
 800091a:	fbb1 f9fe 	udiv	r9, r1, lr
 800091e:	fb09 f804 	mul.w	r8, r9, r4
 8000922:	e7c4      	b.n	80008ae <__udivmoddi4+0x282>

08000924 <__aeabi_idiv0>:
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08a      	sub	sp, #40	@ 0x28
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000934:	f007 f832 	bl	800799c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000938:	4b5a      	ldr	r3, [pc, #360]	@ (8000aa4 <pvPortMallocMicroROS+0x17c>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d101      	bne.n	8000944 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000940:	f000 f986 	bl	8000c50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000944:	4b58      	ldr	r3, [pc, #352]	@ (8000aa8 <pvPortMallocMicroROS+0x180>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4013      	ands	r3, r2
 800094c:	2b00      	cmp	r3, #0
 800094e:	f040 8090 	bne.w	8000a72 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d01e      	beq.n	8000996 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8000958:	2208      	movs	r2, #8
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	2b00      	cmp	r3, #0
 8000968:	d015      	beq.n	8000996 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f023 0307 	bic.w	r3, r3, #7
 8000970:	3308      	adds	r3, #8
 8000972:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f003 0307 	and.w	r3, r3, #7
 800097a:	2b00      	cmp	r3, #0
 800097c:	d00b      	beq.n	8000996 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800097e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000982:	f383 8811 	msr	BASEPRI, r3
 8000986:	f3bf 8f6f 	isb	sy
 800098a:	f3bf 8f4f 	dsb	sy
 800098e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000990:	bf00      	nop
 8000992:	bf00      	nop
 8000994:	e7fd      	b.n	8000992 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d06a      	beq.n	8000a72 <pvPortMallocMicroROS+0x14a>
 800099c:	4b43      	ldr	r3, [pc, #268]	@ (8000aac <pvPortMallocMicroROS+0x184>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	429a      	cmp	r2, r3
 80009a4:	d865      	bhi.n	8000a72 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80009a6:	4b42      	ldr	r3, [pc, #264]	@ (8000ab0 <pvPortMallocMicroROS+0x188>)
 80009a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80009aa:	4b41      	ldr	r3, [pc, #260]	@ (8000ab0 <pvPortMallocMicroROS+0x188>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80009b0:	e004      	b.n	80009bc <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80009b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80009b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80009bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d903      	bls.n	80009ce <pvPortMallocMicroROS+0xa6>
 80009c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d1f1      	bne.n	80009b2 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80009ce:	4b35      	ldr	r3, [pc, #212]	@ (8000aa4 <pvPortMallocMicroROS+0x17c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d04c      	beq.n	8000a72 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80009d8:	6a3b      	ldr	r3, [r7, #32]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2208      	movs	r2, #8
 80009de:	4413      	add	r3, r2
 80009e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80009e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	6a3b      	ldr	r3, [r7, #32]
 80009e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80009ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ec:	685a      	ldr	r2, [r3, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	1ad2      	subs	r2, r2, r3
 80009f2:	2308      	movs	r3, #8
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d920      	bls.n	8000a3c <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80009fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4413      	add	r3, r2
 8000a00:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	f003 0307 	and.w	r3, r3, #7
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d00b      	beq.n	8000a24 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8000a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a10:	f383 8811 	msr	BASEPRI, r3
 8000a14:	f3bf 8f6f 	isb	sy
 8000a18:	f3bf 8f4f 	dsb	sy
 8000a1c:	613b      	str	r3, [r7, #16]
}
 8000a1e:	bf00      	nop
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a26:	685a      	ldr	r2, [r3, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	1ad2      	subs	r2, r2, r3
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000a36:	69b8      	ldr	r0, [r7, #24]
 8000a38:	f000 f96c 	bl	8000d14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <pvPortMallocMicroROS+0x184>)
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	4a19      	ldr	r2, [pc, #100]	@ (8000aac <pvPortMallocMicroROS+0x184>)
 8000a48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000a4a:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <pvPortMallocMicroROS+0x184>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4b19      	ldr	r3, [pc, #100]	@ (8000ab4 <pvPortMallocMicroROS+0x18c>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d203      	bcs.n	8000a5e <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <pvPortMallocMicroROS+0x184>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a16      	ldr	r2, [pc, #88]	@ (8000ab4 <pvPortMallocMicroROS+0x18c>)
 8000a5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a60:	685a      	ldr	r2, [r3, #4]
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <pvPortMallocMicroROS+0x180>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	431a      	orrs	r2, r3
 8000a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000a72:	f006 ffa1 	bl	80079b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	f003 0307 	and.w	r3, r3, #7
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00b      	beq.n	8000a98 <pvPortMallocMicroROS+0x170>
	__asm volatile
 8000a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a84:	f383 8811 	msr	BASEPRI, r3
 8000a88:	f3bf 8f6f 	isb	sy
 8000a8c:	f3bf 8f4f 	dsb	sy
 8000a90:	60fb      	str	r3, [r7, #12]
}
 8000a92:	bf00      	nop
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8000a98:	69fb      	ldr	r3, [r7, #28]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20004ee8 	.word	0x20004ee8
 8000aa8:	20004ef4 	.word	0x20004ef4
 8000aac:	20004eec 	.word	0x20004eec
 8000ab0:	20004ee0 	.word	0x20004ee0
 8000ab4:	20004ef0 	.word	0x20004ef0

08000ab8 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d04a      	beq.n	8000b60 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8000aca:	2308      	movs	r3, #8
 8000acc:	425b      	negs	r3, r3
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	685a      	ldr	r2, [r3, #4]
 8000adc:	4b22      	ldr	r3, [pc, #136]	@ (8000b68 <vPortFreeMicroROS+0xb0>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d10b      	bne.n	8000afe <vPortFreeMicroROS+0x46>
	__asm volatile
 8000ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000aea:	f383 8811 	msr	BASEPRI, r3
 8000aee:	f3bf 8f6f 	isb	sy
 8000af2:	f3bf 8f4f 	dsb	sy
 8000af6:	60fb      	str	r3, [r7, #12]
}
 8000af8:	bf00      	nop
 8000afa:	bf00      	nop
 8000afc:	e7fd      	b.n	8000afa <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d00b      	beq.n	8000b1e <vPortFreeMicroROS+0x66>
	__asm volatile
 8000b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b0a:	f383 8811 	msr	BASEPRI, r3
 8000b0e:	f3bf 8f6f 	isb	sy
 8000b12:	f3bf 8f4f 	dsb	sy
 8000b16:	60bb      	str	r3, [r7, #8]
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	e7fd      	b.n	8000b1a <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	685a      	ldr	r2, [r3, #4]
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <vPortFreeMicroROS+0xb0>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4013      	ands	r3, r2
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d019      	beq.n	8000b60 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d115      	bne.n	8000b60 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <vPortFreeMicroROS+0xb0>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	401a      	ands	r2, r3
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8000b44:	f006 ff2a 	bl	800799c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	685a      	ldr	r2, [r3, #4]
 8000b4c:	4b07      	ldr	r3, [pc, #28]	@ (8000b6c <vPortFreeMicroROS+0xb4>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4413      	add	r3, r2
 8000b52:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <vPortFreeMicroROS+0xb4>)
 8000b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000b56:	6938      	ldr	r0, [r7, #16]
 8000b58:	f000 f8dc 	bl	8000d14 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8000b5c:	f006 ff2c 	bl	80079b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000b60:	bf00      	nop
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20004ef4 	.word	0x20004ef4
 8000b6c:	20004eec 	.word	0x20004eec

08000b70 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8000b70:	b480      	push	{r7}
 8000b72:	b087      	sub	sp, #28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	425b      	negs	r3, r3
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	4413      	add	r3, r2
 8000b84:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <getBlockSize+0x38>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	43db      	mvns	r3, r3
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]

	return count;
 8000b98:	68fb      	ldr	r3, [r7, #12]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	371c      	adds	r7, #28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20004ef4 	.word	0x20004ef4

08000bac <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000bb6:	f006 fef1 	bl	800799c <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8000bba:	6838      	ldr	r0, [r7, #0]
 8000bbc:	f7ff feb4 	bl	8000928 <pvPortMallocMicroROS>
 8000bc0:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d017      	beq.n	8000bf8 <pvPortReallocMicroROS+0x4c>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d014      	beq.n	8000bf8 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ffce 	bl	8000b70 <getBlockSize>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2208      	movs	r2, #8
 8000bd8:	1a9b      	subs	r3, r3, r2
 8000bda:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8000bdc:	683a      	ldr	r2, [r7, #0]
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d201      	bcs.n	8000be8 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8000be8:	68fa      	ldr	r2, [r7, #12]
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	68b8      	ldr	r0, [r7, #8]
 8000bee:	f009 ff7c 	bl	800aaea <memcpy>

		vPortFreeMicroROS(pv);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff ff60 	bl	8000ab8 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8000bf8:	f006 fede 	bl	80079b8 <xTaskResumeAll>

	return newmem;
 8000bfc:	68bb      	ldr	r3, [r7, #8]
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b086      	sub	sp, #24
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8000c10:	f006 fec4 	bl	800799c <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	fb02 f303 	mul.w	r3, r2, r3
 8000c1c:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8000c1e:	6978      	ldr	r0, [r7, #20]
 8000c20:	f7ff fe82 	bl	8000928 <pvPortMallocMicroROS>
 8000c24:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	613b      	str	r3, [r7, #16]

  	while(count--)
 8000c2a:	e004      	b.n	8000c36 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	613a      	str	r2, [r7, #16]
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	1e5a      	subs	r2, r3, #1
 8000c3a:	617a      	str	r2, [r7, #20]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d1f5      	bne.n	8000c2c <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8000c40:	f006 feba 	bl	80079b8 <xTaskResumeAll>
  	return mem;
 8000c44:	68fb      	ldr	r3, [r7, #12]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000c56:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000c5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000c5c:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <prvHeapInit+0xac>)
 8000c5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d00c      	beq.n	8000c84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	3307      	adds	r3, #7
 8000c6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f023 0307 	bic.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000c78:	68ba      	ldr	r2, [r7, #8]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8000cfc <prvHeapInit+0xac>)
 8000c80:	4413      	add	r3, r2
 8000c82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000c88:	4a1d      	ldr	r2, [pc, #116]	@ (8000d00 <prvHeapInit+0xb0>)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <prvHeapInit+0xb0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	4413      	add	r3, r2
 8000c9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8000c9c:	2208      	movs	r2, #8
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	1a9b      	subs	r3, r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	f023 0307 	bic.w	r3, r3, #7
 8000caa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	4a15      	ldr	r2, [pc, #84]	@ (8000d04 <prvHeapInit+0xb4>)
 8000cb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8000cb2:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <prvHeapInit+0xb4>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000cba:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <prvHeapInit+0xb4>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	1ad2      	subs	r2, r2, r3
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <prvHeapInit+0xb4>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8000d08 <prvHeapInit+0xb8>)
 8000cde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	4a09      	ldr	r2, [pc, #36]	@ (8000d0c <prvHeapInit+0xbc>)
 8000ce6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000ce8:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <prvHeapInit+0xc0>)
 8000cea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000cee:	601a      	str	r2, [r3, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	200000c0 	.word	0x200000c0
 8000d00:	20004ee0 	.word	0x20004ee0
 8000d04:	20004ee8 	.word	0x20004ee8
 8000d08:	20004ef0 	.word	0x20004ef0
 8000d0c:	20004eec 	.word	0x20004eec
 8000d10:	20004ef4 	.word	0x20004ef4

08000d14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000d1c:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <prvInsertBlockIntoFreeList+0xac>)
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	e002      	b.n	8000d28 <prvInsertBlockIntoFreeList+0x14>
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d8f7      	bhi.n	8000d22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d108      	bne.n	8000d56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	685a      	ldr	r2, [r3, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	441a      	add	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	441a      	add	r2, r3
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d118      	bne.n	8000d9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <prvInsertBlockIntoFreeList+0xb0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d00d      	beq.n	8000d92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685a      	ldr	r2, [r3, #4]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	441a      	add	r2, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	e008      	b.n	8000da4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000d92:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <prvInsertBlockIntoFreeList+0xb0>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	e003      	b.n	8000da4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d002      	beq.n	8000db2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20004ee0 	.word	0x20004ee0
 8000dc4:	20004ee8 	.word	0x20004ee8

08000dc8 <cubemx_transport_open>:
static uint8_t it_buffer[UART_IT_BUFFER_SIZE];
static uint8_t it_data;
static size_t it_head = 0, it_tail = 0;


bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000dd6:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_IT(uart, &it_data, 1);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	4904      	ldr	r1, [pc, #16]	@ (8000dec <cubemx_transport_open+0x24>)
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	f004 ff6e 	bl	8005cbe <HAL_UART_Receive_IT>
    return true;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	200056f8 	.word	0x200056f8

08000df0 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000dfe:	60fb      	str	r3, [r7, #12]
    HAL_UART_Abort_IT(uart);
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	f004 ff81 	bl	8005d08 <HAL_UART_Abort_IT>
    return true;
 8000e06:	2301      	movs	r3, #1
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
 8000e1c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8000e24:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b20      	cmp	r3, #32
 8000e30:	d11c      	bne.n	8000e6c <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_IT(uart, buf, len);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	461a      	mov	r2, r3
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	6978      	ldr	r0, [r7, #20]
 8000e3c:	f004 ff09 	bl	8005c52 <HAL_UART_Transmit_IT>
 8000e40:	4603      	mov	r3, r0
 8000e42:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000e44:	e002      	b.n	8000e4c <cubemx_transport_write+0x3c>
            osDelay(1);
 8000e46:	2001      	movs	r0, #1
 8000e48:	f005 fd66 	bl	8006918 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8000e4c:	7cfb      	ldrb	r3, [r7, #19]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d105      	bne.n	8000e5e <cubemx_transport_write+0x4e>
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	2b20      	cmp	r3, #32
 8000e5c:	d1f3      	bne.n	8000e46 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8000e5e:	7cfb      	ldrb	r3, [r7, #19]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d101      	bne.n	8000e68 <cubemx_transport_write+0x58>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	e002      	b.n	8000e6e <cubemx_transport_write+0x5e>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e000      	b.n	8000e6e <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8000e6c:	2300      	movs	r3, #0
    }
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8000e78:	b480      	push	{r7}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
 8000e84:	603b      	str	r3, [r7, #0]
    size_t wrote = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]
    while ((it_head != it_tail) && (wrote < len)){
 8000e8a:	e011      	b.n	8000eb0 <cubemx_transport_read+0x38>
        buf[wrote] = it_buffer[it_head];
 8000e8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <cubemx_transport_read+0x5c>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	68b9      	ldr	r1, [r7, #8]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	440b      	add	r3, r1
 8000e96:	4910      	ldr	r1, [pc, #64]	@ (8000ed8 <cubemx_transport_read+0x60>)
 8000e98:	5c8a      	ldrb	r2, [r1, r2]
 8000e9a:	701a      	strb	r2, [r3, #0]
        it_head = (it_head + 1) % UART_IT_BUFFER_SIZE;
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed4 <cubemx_transport_read+0x5c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ea6:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed4 <cubemx_transport_read+0x5c>)
 8000ea8:	6013      	str	r3, [r2, #0]
        wrote++;
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	3301      	adds	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
    while ((it_head != it_tail) && (wrote < len)){
 8000eb0:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <cubemx_transport_read+0x5c>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <cubemx_transport_read+0x64>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d003      	beq.n	8000ec4 <cubemx_transport_read+0x4c>
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d3e3      	bcc.n	8000e8c <cubemx_transport_read+0x14>
    }

    return wrote;
 8000ec4:	697b      	ldr	r3, [r7, #20]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	371c      	adds	r7, #28
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	200056fc 	.word	0x200056fc
 8000ed8:	20004ef8 	.word	0x20004ef8
 8000edc:	20005700 	.word	0x20005700

08000ee0 <_ZSt4acosf>:
  using ::acos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  acos(float __x)
  { return __builtin_acosf(__x); }
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000eea:	ed97 0a01 	vldr	s0, [r7, #4]
 8000eee:	f008 f9df 	bl	80092b0 <acosf>
 8000ef2:	eef0 7a40 	vmov.f32	s15, s0
 8000ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f0a:	edc7 0a00 	vstr	s1, [r7]
 8000f0e:	edd7 0a00 	vldr	s1, [r7]
 8000f12:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f16:	f008 f9f7 	bl	8009308 <atan2f>
 8000f1a:	eef0 7a40 	vmov.f32	s15, s0
 8000f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f36:	f008 fa07 	bl	8009348 <cosf>
 8000f3a:	eef0 7a40 	vmov.f32	s15, s0
 8000f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	eef0 7ae7 	vabs.f32	s15, s15
 8000f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f72:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f76:	f008 fa33 	bl	80093e0 <sinf>
 8000f7a:	eef0 7a40 	vmov.f32	s15, s0
 8000f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f92:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f96:	f008 f9b9 	bl	800930c <sqrtf>
 8000f9a:	eef0 7a40 	vmov.f32	s15, s0
 8000f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <_ZSt4fmaxff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmax(float __x, float __y)
  { return __builtin_fmaxf(__x, __y); }
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fb2:	edc7 0a00 	vstr	s1, [r7]
 8000fb6:	edd7 0a00 	vldr	s1, [r7]
 8000fba:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fbe:	f008 fa5b 	bl	8009478 <fmaxf>
 8000fc2:	eef0 7a40 	vmov.f32	s15, s0
 8000fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <_ZSt4fminff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmin(float __x, float __y)
  { return __builtin_fminf(__x, __y); }
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fda:	edc7 0a00 	vstr	s1, [r7]
 8000fde:	edd7 0a00 	vldr	s1, [r7]
 8000fe2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fe6:	f008 fa64 	bl	80094b2 <fminf>
 8000fea:	eef0 7a40 	vmov.f32	s15, s0
 8000fee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <_ZL4clipfff>:

#include "kinematics.hpp"
#include <cmath>

//  acos  NaN
static float clip(float n, float lower, float upper) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	ed87 0a03 	vstr	s0, [r7, #12]
 8001002:	edc7 0a02 	vstr	s1, [r7, #8]
 8001006:	ed87 1a01 	vstr	s2, [r7, #4]
    return std::fmax(lower, std::fmin(n, upper));
 800100a:	edd7 0a01 	vldr	s1, [r7, #4]
 800100e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001012:	f7ff ffdd 	bl	8000fd0 <_ZSt4fminff>
 8001016:	eef0 7a40 	vmov.f32	s15, s0
 800101a:	eef0 0a67 	vmov.f32	s1, s15
 800101e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001022:	f7ff ffc1 	bl	8000fa8 <_ZSt4fmaxff>
 8001026:	eef0 7a40 	vmov.f32	s15, s0
}
 800102a:	eeb0 0a67 	vmov.f32	s0, s15
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <_ZN17FiveBarKinematics7solveIKE7Point2Di>:

MotorAngles FiveBarKinematics::solveIK(Point2D P, int mode) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b090      	sub	sp, #64	@ 0x40
 8001038:	af00      	add	r7, sp, #0
 800103a:	6178      	str	r0, [r7, #20]
 800103c:	6139      	str	r1, [r7, #16]
 800103e:	eeb0 7a40 	vmov.f32	s14, s0
 8001042:	eef0 7a60 	vmov.f32	s15, s1
 8001046:	607a      	str	r2, [r7, #4]
 8001048:	ed87 7a02 	vstr	s14, [r7, #8]
 800104c:	edc7 7a03 	vstr	s15, [r7, #12]
    MotorAngles result;
    result.is_reachable = false;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	2200      	movs	r2, #0
 8001054:	721a      	strb	r2, [r3, #8]
    result.theta1 = 0;
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
    result.theta2 = 0;
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	605a      	str	r2, [r3, #4]

    // --- 1.  (Theta 1) ---
    //  (0,0)  P(x,y)
    float dist_L = std::sqrt(P.x * P.x + P.y * P.y);
 8001066:	ed97 7a02 	vldr	s14, [r7, #8]
 800106a:	edd7 7a02 	vldr	s15, [r7, #8]
 800106e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001072:	edd7 6a03 	vldr	s13, [r7, #12]
 8001076:	edd7 7a03 	vldr	s15, [r7, #12]
 800107a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800107e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001082:	eeb0 0a67 	vmov.f32	s0, s15
 8001086:	f7ff ff7f 	bl	8000f88 <_ZSt4sqrtf>
 800108a:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

    //  ()
    if (dist_L > (L1 + L2) || dist_L < std::fabs(L1 - L2)) {
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	ed93 7a00 	vldr	s14, [r3]
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	edd3 7a01 	vldr	s15, [r3, #4]
 800109a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80010a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	dc14      	bgt.n	80010d6 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa2>
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	ed93 7a00 	vldr	s14, [r3]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80010b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010bc:	eeb0 0a67 	vmov.f32	s0, s15
 80010c0:	f7ff ff42 	bl	8000f48 <_ZSt4fabsf>
 80010c4:	eeb0 7a40 	vmov.f32	s14, s0
 80010c8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80010cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d4:	d501      	bpl.n	80010da <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa6>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e000      	b.n	80010dc <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa8>
 80010da:	2300      	movs	r3, #0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f040 80e6 	bne.w	80012ae <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x27a>
        return result; // Unreachable
    }

    // 
    // L2^2 = L1^2 + dist^2 - 2*L1*dist*cos(beta)
    float alpha_L = std::atan2(P.y, P.x);
 80010e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80010ea:	eef0 0a47 	vmov.f32	s1, s14
 80010ee:	eeb0 0a67 	vmov.f32	s0, s15
 80010f2:	f7ff ff05 	bl	8000f00 <_ZSt5atan2ff>
 80010f6:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float cos_beta_L = (L1 * L1 + dist_L * dist_L - L2 * L2) / (2 * L1 * dist_L);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	ed93 7a00 	vldr	s14, [r3]
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	edd3 7a00 	vldr	s15, [r3]
 8001106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800110e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001112:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	edd3 6a01 	vldr	s13, [r3, #4]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001126:	ee77 6a67 	vsub.f32	s13, s14, s15
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	edd3 7a00 	vldr	s15, [r3]
 8001130:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001134:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800113c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001140:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float beta_L = std::acos(clip(cos_beta_L, -1.0f, 1.0f));
 8001144:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001148:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 800114c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001150:	f7ff ff52 	bl	8000ff8 <_ZL4clipfff>
 8001154:	eef0 7a40 	vmov.f32	s15, s0
 8001158:	eeb0 0a67 	vmov.f32	s0, s15
 800115c:	f7ff fec0 	bl	8000ee0 <_ZSt4acosf>
 8001160:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // mode  ( +)
    result.theta1 = alpha_L + (float)mode * beta_L;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	ee07 3a90 	vmov	s15, r3
 800116a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800116e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001176:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800117a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	edc3 7a00 	vstr	s15, [r3]


    // --- 2.  (Theta 2) ---
    //  (D,0)  P  -> P'(x-D, y)
    float x_R = P.x - D;
 8001184:	ed97 7a02 	vldr	s14, [r7, #8]
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	edd3 7a02 	vldr	s15, [r3, #8]
 800118e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001192:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float y_R = P.y;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	62bb      	str	r3, [r7, #40]	@ 0x28
    float dist_R = std::sqrt(x_R * x_R + y_R * y_R);
 800119a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800119e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80011a2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ae:	eeb0 0a67 	vmov.f32	s0, s15
 80011b2:	f7ff fee9 	bl	8000f88 <_ZSt4sqrtf>
 80011b6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    if (dist_R > (L1 + L2) || dist_R < std::fabs(L1 - L2)) {
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	ed93 7a00 	vldr	s14, [r3]
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80011c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ca:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d6:	dc14      	bgt.n	8001202 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1ce>
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	ed93 7a00 	vldr	s14, [r3]
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80011e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011e8:	eeb0 0a67 	vmov.f32	s0, s15
 80011ec:	f7ff feac 	bl	8000f48 <_ZSt4fabsf>
 80011f0:	eeb0 7a40 	vmov.f32	s14, s0
 80011f4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80011f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001200:	d501      	bpl.n	8001206 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1d2>
 8001202:	2301      	movs	r3, #1
 8001204:	e000      	b.n	8001208 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1d4>
 8001206:	2300      	movs	r3, #0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d152      	bne.n	80012b2 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x27e>
        return result; // Unreachable
    }

    float alpha_R = std::atan2(y_R, x_R);
 800120c:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8001210:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001214:	f7ff fe74 	bl	8000f00 <_ZSt5atan2ff>
 8001218:	ed87 0a08 	vstr	s0, [r7, #32]
    float cos_beta_R = (L1 * L1 + dist_R * dist_R - L2 * L2) / (2 * L1 * dist_R);
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	ed93 7a00 	vldr	s14, [r3]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	edd3 7a00 	vldr	s15, [r3]
 8001228:	ee27 7a27 	vmul.f32	s14, s14, s15
 800122c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001230:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001234:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	edd3 6a01 	vldr	s13, [r3, #4]
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	edd3 7a01 	vldr	s15, [r3, #4]
 8001244:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001248:	ee77 6a67 	vsub.f32	s13, s14, s15
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	edd3 7a00 	vldr	s15, [r3]
 8001252:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001256:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800125a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001262:	edc7 7a07 	vstr	s15, [r7, #28]
    float beta_R = std::acos(clip(cos_beta_R, -1.0f, 1.0f));
 8001266:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800126a:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 800126e:	ed97 0a07 	vldr	s0, [r7, #28]
 8001272:	f7ff fec1 	bl	8000ff8 <_ZL4clipfff>
 8001276:	eef0 7a40 	vmov.f32	s15, s0
 800127a:	eeb0 0a67 	vmov.f32	s0, s15
 800127e:	f7ff fe2f 	bl	8000ee0 <_ZSt4acosf>
 8001282:	ed87 0a06 	vstr	s0, [r7, #24]

    //  () alpha - beta
    //  mode  mode=1  ""
    result.theta2 = alpha_R - (float)mode * beta_R;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001290:	edd7 7a06 	vldr	s15, [r7, #24]
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	ed97 7a08 	vldr	s14, [r7, #32]
 800129c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	edc3 7a01 	vstr	s15, [r3, #4]

    result.is_reachable = true;
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	2201      	movs	r2, #1
 80012aa:	721a      	strb	r2, [r3, #8]
    return result;
 80012ac:	e002      	b.n	80012b4 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x280>
        return result; // Unreachable
 80012ae:	bf00      	nop
 80012b0:	e000      	b.n	80012b4 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x280>
        return result; // Unreachable
 80012b2:	bf00      	nop
}
 80012b4:	6978      	ldr	r0, [r7, #20]
 80012b6:	3740      	adds	r7, #64	@ 0x40
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_ZN17FiveBarKinematics7solveFKEff>:

Point2D FiveBarKinematics::solveFK(float theta1, float theta2) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	ed2d 8b02 	vpush	{d8}
 80012c2:	b094      	sub	sp, #80	@ 0x50
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6178      	str	r0, [r7, #20]
 80012c8:	ed87 0a04 	vstr	s0, [r7, #16]
 80012cc:	edc7 0a03 	vstr	s1, [r7, #12]
    // 1.  (Elbow) 
    float E1_x = L1 * std::cos(theta1);
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	ed93 8a00 	vldr	s16, [r3]
 80012d6:	ed97 0a04 	vldr	s0, [r7, #16]
 80012da:	f7ff fe25 	bl	8000f28 <_ZSt3cosf>
 80012de:	eef0 7a40 	vmov.f32	s15, s0
 80012e2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80012e6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float E1_y = L1 * std::sin(theta1);
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	ed93 8a00 	vldr	s16, [r3]
 80012f0:	ed97 0a04 	vldr	s0, [r7, #16]
 80012f4:	f7ff fe38 	bl	8000f68 <_ZSt3sinf>
 80012f8:	eef0 7a40 	vmov.f32	s15, s0
 80012fc:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001300:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    float E2_x = D + L1 * std::cos(theta2);
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	ed93 8a02 	vldr	s16, [r3, #8]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	edd3 8a00 	vldr	s17, [r3]
 8001310:	ed97 0a03 	vldr	s0, [r7, #12]
 8001314:	f7ff fe08 	bl	8000f28 <_ZSt3cosf>
 8001318:	eef0 7a40 	vmov.f32	s15, s0
 800131c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001320:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001324:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float E2_y = L1 * std::sin(theta2);
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	ed93 8a00 	vldr	s16, [r3]
 800132e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001332:	f7ff fe19 	bl	8000f68 <_ZSt3sinf>
 8001336:	eef0 7a40 	vmov.f32	s15, s0
 800133a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800133e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    // 2.  ( E1, E2  L2)
    // 
    float d2 = (E2_x - E1_x) * (E2_x - E1_x) + (E2_y - E1_y) * (E2_y - E1_y);
 8001342:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001346:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800134a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800134e:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001352:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001356:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800135a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800135e:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001362:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001366:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800136a:	ed97 6a10 	vldr	s12, [r7, #64]	@ 0x40
 800136e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001372:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001376:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800137a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float d = std::sqrt(d2);
 8001382:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001386:	f7ff fdff 	bl	8000f88 <_ZSt4sqrtf>
 800138a:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38

    // 
    if (d > (L2 + L2) || d == 0) {
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	edd3 7a01 	vldr	s15, [r3, #4]
 8001394:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001398:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800139c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a4:	dc06      	bgt.n	80013b4 <_ZN17FiveBarKinematics7solveFKEff+0xf8>
 80013a6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b2:	d106      	bne.n	80013c2 <_ZN17FiveBarKinematics7solveFKEff+0x106>
        return {0, 0}; //  ()
 80013b4:	f04f 0300 	mov.w	r3, #0
 80013b8:	623b      	str	r3, [r7, #32]
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
 80013c0:	e0ac      	b.n	800151c <_ZN17FiveBarKinematics7solveFKEff+0x260>
    }

    // 
    //  M
    float a = (d2) / (2 * d); //  L2=L2
 80013c2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80013ca:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80013ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float h = std::sqrt(std::fmax(0.0f, L2 * L2 - a * a));
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80013ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f2:	eef0 0a67 	vmov.f32	s1, s15
 80013f6:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 800153c <_ZN17FiveBarKinematics7solveFKEff+0x280>
 80013fa:	f7ff fdd5 	bl	8000fa8 <_ZSt4fmaxff>
 80013fe:	eef0 7a40 	vmov.f32	s15, s0
 8001402:	eeb0 0a67 	vmov.f32	s0, s15
 8001406:	f7ff fdbf 	bl	8000f88 <_ZSt4sqrtf>
 800140a:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    float x2 = E1_x + a * (E2_x - E1_x) / d;
 800140e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001412:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001416:	ee37 7a67 	vsub.f32	s14, s14, s15
 800141a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800141e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001422:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001426:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800142e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001432:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float y2 = E1_y + a * (E2_y - E1_y) / d;
 8001436:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800143a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800143e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001442:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001446:	ee67 6a27 	vmul.f32	s13, s14, s15
 800144a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800144e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001452:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800145a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 
    //  (Y > ElbowY)
    Point2D P;
    P.x = x2 - h * (E2_y - E1_y) / d;
 800145e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001462:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001466:	ee37 7a67 	vsub.f32	s14, s14, s15
 800146a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800146e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001472:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800147e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001482:	edc7 7a06 	vstr	s15, [r7, #24]
    P.y = y2 + h * (E2_x - E1_x) / d;
 8001486:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800148a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800148e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001492:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001496:	ee67 6a27 	vmul.f32	s13, s14, s15
 800149a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800149e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014a2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80014a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014aa:	edc7 7a07 	vstr	s15, [r7, #28]

    //  Y  () (+h  -h)
    if (P.y < 0) {
 80014ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80014b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ba:	d527      	bpl.n	800150c <_ZN17FiveBarKinematics7solveFKEff+0x250>
         P.x = x2 + h * (E2_y - E1_y) / d;
 80014bc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80014c0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80014c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014c8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80014cc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80014d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80014d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e0:	edc7 7a06 	vstr	s15, [r7, #24]
         P.y = y2 - h * (E2_x - E1_x) / d;
 80014e4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80014e8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80014ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014f0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80014f4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80014f8:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80014fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001500:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001504:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001508:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    return P;
 800150c:	f107 0320 	add.w	r3, r7, #32
 8001510:	f107 0218 	add.w	r2, r7, #24
 8001514:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001518:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800151c:	6a3a      	ldr	r2, [r7, #32]
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	ee07 2a10 	vmov	s14, r2
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eeb0 0a47 	vmov.f32	s0, s14
 800152c:	eef0 0a67 	vmov.f32	s1, s15
 8001530:	3750      	adds	r7, #80	@ 0x50
 8001532:	46bd      	mov	sp, r7
 8001534:	ecbd 8b02 	vpop	{d8}
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	00000000 	.word	0x00000000

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001544:	f002 f930 	bl	80037a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001548:	f000 f828 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154c:	f000 fa1c 	bl	8001988 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001550:	f000 f9f0 	bl	8001934 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001554:	f000 f890 	bl	8001678 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001558:	f000 f8e6 	bl	8001728 <MX_TIM2_Init>
  MX_TIM3_Init();
 800155c:	f000 f93c 	bl	80017d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001560:	f000 f994 	bl	800188c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
    Robot_Init();
 8001564:	f001 f94a 	bl	80027fc <Robot_Init>
    Robot_SetTestMode(1);
 8001568:	2001      	movs	r0, #1
 800156a:	f001 f96f 	bl	800284c <Robot_SetTestMode>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800156e:	f005 f8f7 	bl	8006760 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001572:	4a07      	ldr	r2, [pc, #28]	@ (8001590 <main+0x50>)
 8001574:	2100      	movs	r1, #0
 8001576:	4807      	ldr	r0, [pc, #28]	@ (8001594 <main+0x54>)
 8001578:	f005 f93c 	bl	80067f4 <osThreadNew>
 800157c:	4603      	mov	r3, r0
 800157e:	4a06      	ldr	r2, [pc, #24]	@ (8001598 <main+0x58>)
 8001580:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001582:	f005 f911 	bl	80067a8 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  Robot_Loop(1);
 8001586:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800158a:	f001 f977 	bl	800287c <Robot_Loop>
 800158e:	e7fa      	b.n	8001586 <main+0x46>
 8001590:	0800b420 	.word	0x0800b420
 8001594:	08001a61 	.word	0x08001a61
 8001598:	2000586c 	.word	0x2000586c

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b094      	sub	sp, #80	@ 0x50
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 031c 	add.w	r3, r7, #28
 80015a6:	2234      	movs	r2, #52	@ 0x34
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f009 f9ce 	bl	800a94c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	f107 0308 	add.w	r3, r7, #8
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c0:	2300      	movs	r3, #0
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001670 <SystemClock_Config+0xd4>)
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	4a29      	ldr	r2, [pc, #164]	@ (8001670 <SystemClock_Config+0xd4>)
 80015ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d0:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <SystemClock_Config+0xd4>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015dc:	2300      	movs	r3, #0
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <SystemClock_Config+0xd8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015e8:	4a22      	ldr	r2, [pc, #136]	@ (8001674 <SystemClock_Config+0xd8>)
 80015ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <SystemClock_Config+0xd8>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001600:	2301      	movs	r3, #1
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001604:	2310      	movs	r3, #16
 8001606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001608:	2302      	movs	r3, #2
 800160a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800160c:	2300      	movs	r3, #0
 800160e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001610:	2310      	movs	r3, #16
 8001612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001614:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001618:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800161a:	2304      	movs	r3, #4
 800161c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800161e:	2302      	movs	r3, #2
 8001620:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001622:	2302      	movs	r3, #2
 8001624:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	4618      	mov	r0, r3
 800162c:	f002 ff2c 	bl	8004488 <HAL_RCC_OscConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001636:	f000 fa69 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800163a:	230f      	movs	r3, #15
 800163c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800163e:	2302      	movs	r3, #2
 8001640:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800164a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	2102      	movs	r1, #2
 8001656:	4618      	mov	r0, r3
 8001658:	f002 fb9a 	bl	8003d90 <HAL_RCC_ClockConfig>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001662:	f000 fa53 	bl	8001b0c <Error_Handler>
  }
}
 8001666:	bf00      	nop
 8001668:	3750      	adds	r7, #80	@ 0x50
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800
 8001674:	40007000 	.word	0x40007000

08001678 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08c      	sub	sp, #48	@ 0x30
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	2224      	movs	r2, #36	@ 0x24
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f009 f960 	bl	800a94c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001694:	4b22      	ldr	r3, [pc, #136]	@ (8001720 <MX_TIM1_Init+0xa8>)
 8001696:	4a23      	ldr	r2, [pc, #140]	@ (8001724 <MX_TIM1_Init+0xac>)
 8001698:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800169a:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <MX_TIM1_Init+0xa8>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ba:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016c4:	2300      	movs	r3, #0
 80016c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016c8:	2301      	movs	r3, #1
 80016ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016d4:	2300      	movs	r3, #0
 80016d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016d8:	2301      	movs	r3, #1
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	4619      	mov	r1, r3
 80016ea:	480d      	ldr	r0, [pc, #52]	@ (8001720 <MX_TIM1_Init+0xa8>)
 80016ec:	f003 fbbc 	bl	8004e68 <HAL_TIM_Encoder_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80016f6:	f000 fa09 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	4619      	mov	r1, r3
 8001706:	4806      	ldr	r0, [pc, #24]	@ (8001720 <MX_TIM1_Init+0xa8>)
 8001708:	f004 f938 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001712:	f000 f9fb 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	3730      	adds	r7, #48	@ 0x30
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20005704 	.word	0x20005704
 8001724:	40010000 	.word	0x40010000

08001728 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172e:	f107 0320 	add.w	r3, r7, #32
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
 8001744:	611a      	str	r2, [r3, #16]
 8001746:	615a      	str	r2, [r3, #20]
 8001748:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800174a:	4b22      	ldr	r3, [pc, #136]	@ (80017d4 <MX_TIM2_Init+0xac>)
 800174c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001750:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <MX_TIM2_Init+0xac>)
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001758:	4b1e      	ldr	r3, [pc, #120]	@ (80017d4 <MX_TIM2_Init+0xac>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800175e:	4b1d      	ldr	r3, [pc, #116]	@ (80017d4 <MX_TIM2_Init+0xac>)
 8001760:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001764:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001766:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <MX_TIM2_Init+0xac>)
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176c:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <MX_TIM2_Init+0xac>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001772:	4818      	ldr	r0, [pc, #96]	@ (80017d4 <MX_TIM2_Init+0xac>)
 8001774:	f003 f9f0 	bl	8004b58 <HAL_TIM_PWM_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800177e:	f000 f9c5 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800178a:	f107 0320 	add.w	r3, r7, #32
 800178e:	4619      	mov	r1, r3
 8001790:	4810      	ldr	r0, [pc, #64]	@ (80017d4 <MX_TIM2_Init+0xac>)
 8001792:	f004 f8f3 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800179c:	f000 f9b6 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017a0:	2360      	movs	r3, #96	@ 0x60
 80017a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	4619      	mov	r1, r3
 80017b6:	4807      	ldr	r0, [pc, #28]	@ (80017d4 <MX_TIM2_Init+0xac>)
 80017b8:	f003 fd7a 	bl	80052b0 <HAL_TIM_PWM_ConfigChannel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80017c2:	f000 f9a3 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017c6:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <MX_TIM2_Init+0xac>)
 80017c8:	f001 fdc0 	bl	800334c <HAL_TIM_MspPostInit>

}
 80017cc:	bf00      	nop
 80017ce:	3728      	adds	r7, #40	@ 0x28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2000574c 	.word	0x2000574c

080017d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017de:	f107 0320 	add.w	r3, r7, #32
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017e8:	1d3b      	adds	r3, r7, #4
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	605a      	str	r2, [r3, #4]
 80017f0:	609a      	str	r2, [r3, #8]
 80017f2:	60da      	str	r2, [r3, #12]
 80017f4:	611a      	str	r2, [r3, #16]
 80017f6:	615a      	str	r2, [r3, #20]
 80017f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017fa:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <MX_TIM3_Init+0xac>)
 80017fc:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <MX_TIM3_Init+0xb0>)
 80017fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001800:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001802:	2200      	movs	r2, #0
 8001804:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001806:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800180c:	4b1d      	ldr	r3, [pc, #116]	@ (8001884 <MX_TIM3_Init+0xac>)
 800180e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001812:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001814:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001816:	2200      	movs	r2, #0
 8001818:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181a:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <MX_TIM3_Init+0xac>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001820:	4818      	ldr	r0, [pc, #96]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001822:	f003 f999 	bl	8004b58 <HAL_TIM_PWM_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800182c:	f000 f96e 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001838:	f107 0320 	add.w	r3, r7, #32
 800183c:	4619      	mov	r1, r3
 800183e:	4811      	ldr	r0, [pc, #68]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001840:	f004 f89c 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800184a:	f000 f95f 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800184e:	2360      	movs	r3, #96	@ 0x60
 8001850:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	4619      	mov	r1, r3
 8001864:	4807      	ldr	r0, [pc, #28]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001866:	f003 fd23 	bl	80052b0 <HAL_TIM_PWM_ConfigChannel>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001870:	f000 f94c 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001874:	4803      	ldr	r0, [pc, #12]	@ (8001884 <MX_TIM3_Init+0xac>)
 8001876:	f001 fd69 	bl	800334c <HAL_TIM_MspPostInit>

}
 800187a:	bf00      	nop
 800187c:	3728      	adds	r7, #40	@ 0x28
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20005794 	.word	0x20005794
 8001888:	40000400 	.word	0x40000400

0800188c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08c      	sub	sp, #48	@ 0x30
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001892:	f107 030c 	add.w	r3, r7, #12
 8001896:	2224      	movs	r2, #36	@ 0x24
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f009 f856 	bl	800a94c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018a8:	4b20      	ldr	r3, [pc, #128]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018aa:	4a21      	ldr	r2, [pc, #132]	@ (8001930 <MX_TIM4_Init+0xa4>)
 80018ac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80018ae:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018c0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c2:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c8:	4b18      	ldr	r3, [pc, #96]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018ce:	2303      	movs	r3, #3
 80018d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018d6:	2301      	movs	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018e6:	2301      	movs	r3, #1
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	4619      	mov	r1, r3
 80018f8:	480c      	ldr	r0, [pc, #48]	@ (800192c <MX_TIM4_Init+0xa0>)
 80018fa:	f003 fab5 	bl	8004e68 <HAL_TIM_Encoder_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001904:	f000 f902 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001908:	2300      	movs	r3, #0
 800190a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	@ (800192c <MX_TIM4_Init+0xa0>)
 8001916:	f004 f831 	bl	800597c <HAL_TIMEx_MasterConfigSynchronization>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001920:	f000 f8f4 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	3730      	adds	r7, #48	@ 0x30
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200057dc 	.word	0x200057dc
 8001930:	40000800 	.word	0x40000800

08001934 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800193a:	4a12      	ldr	r2, [pc, #72]	@ (8001984 <MX_USART2_UART_Init+0x50>)
 800193c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800193e:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001944:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800195a:	220c      	movs	r2, #12
 800195c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195e:	4b08      	ldr	r3, [pc, #32]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800196c:	f004 f896 	bl	8005a9c <HAL_UART_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001976:	f000 f8c9 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20005824 	.word	0x20005824
 8001984:	40004400 	.word	0x40004400

08001988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
 800199c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019a8:	f043 0304 	orr.w	r3, r3, #4
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0304 	and.w	r3, r3, #4
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b26      	ldr	r3, [pc, #152]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a25      	ldr	r2, [pc, #148]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b23      	ldr	r3, [pc, #140]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a1e      	ldr	r2, [pc, #120]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	4a17      	ldr	r2, [pc, #92]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 80019fc:	f043 0302 	orr.w	r3, r3, #2
 8001a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <MX_GPIO_Init+0xd0>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2136      	movs	r1, #54	@ 0x36
 8001a12:	4812      	ldr	r0, [pc, #72]	@ (8001a5c <MX_GPIO_Init+0xd4>)
 8001a14:	f002 f9a2 	bl	8003d5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480b      	ldr	r0, [pc, #44]	@ (8001a5c <MX_GPIO_Init+0xd4>)
 8001a30:	f002 f800 	bl	8003a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8001a34:	2336      	movs	r3, #54	@ 0x36
 8001a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a40:	2300      	movs	r3, #0
 8001a42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4804      	ldr	r0, [pc, #16]	@ (8001a5c <MX_GPIO_Init+0xd4>)
 8001a4c:	f001 fff2 	bl	8003a34 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a50:	bf00      	nop
 8001a52:	3728      	adds	r7, #40	@ 0x28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40020800 	.word	0x40020800

08001a60 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // micro-ROS Transports
  rmw_uros_set_custom_transport(
 8001a68:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <StartDefaultTask+0x60>)
 8001a6a:	9301      	str	r3, [sp, #4]
 8001a6c:	4b15      	ldr	r3, [pc, #84]	@ (8001ac4 <StartDefaultTask+0x64>)
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <StartDefaultTask+0x68>)
 8001a72:	4a16      	ldr	r2, [pc, #88]	@ (8001acc <StartDefaultTask+0x6c>)
 8001a74:	4916      	ldr	r1, [pc, #88]	@ (8001ad0 <StartDefaultTask+0x70>)
 8001a76:	2001      	movs	r0, #1
 8001a78:	f7fe fc36 	bl	80002e8 <rmw_uros_set_custom_transport>
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read
  );

  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001a7c:	f107 030c 	add.w	r3, r7, #12
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7fe fbcd 	bl	8000220 <rcutils_get_zero_initialized_allocator>
  freeRTOS_allocator.allocate = microros_allocate;
 8001a86:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <StartDefaultTask+0x74>)
 8001a88:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001a8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ad8 <StartDefaultTask+0x78>)
 8001a8c:	613b      	str	r3, [r7, #16]
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <StartDefaultTask+0x7c>)
 8001a90:	617b      	str	r3, [r7, #20]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001a92:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <StartDefaultTask+0x80>)
 8001a94:	61bb      	str	r3, [r7, #24]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fbce 	bl	800023c <rcutils_set_default_allocator>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f083 0301 	eor.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <StartDefaultTask+0x56>
      printf("Error on default allocators (line %d)\n", __LINE__); 
 8001aac:	f240 2112 	movw	r1, #530	@ 0x212
 8001ab0:	480c      	ldr	r0, [pc, #48]	@ (8001ae4 <StartDefaultTask+0x84>)
 8001ab2:	f008 fe61 	bl	800a778 <iprintf>
  }

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8001ab6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aba:	f004 ff2d 	bl	8006918 <osDelay>
 8001abe:	e7fa      	b.n	8001ab6 <StartDefaultTask+0x56>
 8001ac0:	08000e79 	.word	0x08000e79
 8001ac4:	08000e11 	.word	0x08000e11
 8001ac8:	08000df1 	.word	0x08000df1
 8001acc:	08000dc9 	.word	0x08000dc9
 8001ad0:	20005824 	.word	0x20005824
 8001ad4:	08001b19 	.word	0x08001b19
 8001ad8:	08001b5d 	.word	0x08001b5d
 8001adc:	08001b95 	.word	0x08001b95
 8001ae0:	08001c01 	.word	0x08001c01
 8001ae4:	0800b3cc 	.word	0x0800b3cc

08001ae8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a04      	ldr	r2, [pc, #16]	@ (8001b08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d101      	bne.n	8001afe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001afa:	f001 fe77 	bl	80037ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40001000 	.word	0x40001000

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <Error_Handler+0x8>

08001b18 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001b22:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <microros_allocate+0x3c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <microros_allocate+0x3c>)
 8001b30:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001b32:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <microros_allocate+0x40>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	461a      	mov	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <microros_allocate+0x40>)
 8001b40:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7fe fef0 	bl	8000928 <pvPortMallocMicroROS>
 8001b48:	4603      	mov	r3, r0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20005870 	.word	0x20005870
 8001b58:	20005874 	.word	0x20005874

08001b5c <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00c      	beq.n	8001b86 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7fe ffff 	bl	8000b70 <getBlockSize>
 8001b72:	4603      	mov	r3, r0
 8001b74:	4a06      	ldr	r2, [pc, #24]	@ (8001b90 <microros_deallocate+0x34>)
 8001b76:	6812      	ldr	r2, [r2, #0]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b04      	ldr	r3, [pc, #16]	@ (8001b90 <microros_deallocate+0x34>)
 8001b7e:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7fe ff99 	bl	8000ab8 <vPortFreeMicroROS>
  }
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20005874 	.word	0x20005874

08001b94 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <microros_reallocate+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	4413      	add	r3, r2
 8001baa:	461a      	mov	r2, r3
 8001bac:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <microros_reallocate+0x64>)
 8001bae:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <microros_reallocate+0x68>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	4413      	add	r3, r2
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <microros_reallocate+0x68>)
 8001bbe:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d104      	bne.n	8001bd0 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001bc6:	68b8      	ldr	r0, [r7, #8]
 8001bc8:	f7fe feae 	bl	8000928 <pvPortMallocMicroROS>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	e00e      	b.n	8001bee <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f7fe ffcd 	bl	8000b70 <getBlockSize>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4a08      	ldr	r2, [pc, #32]	@ (8001bfc <microros_reallocate+0x68>)
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	461a      	mov	r2, r3
 8001be0:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <microros_reallocate+0x68>)
 8001be2:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001be4:	68b9      	ldr	r1, [r7, #8]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f7fe ffe0 	bl	8000bac <pvPortReallocMicroROS>
 8001bec:	4603      	mov	r3, r0
  }
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20005870 	.word	0x20005870
 8001bfc:	20005874 	.word	0x20005874

08001c00 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	fb02 f303 	mul.w	r3, r2, r3
 8001c14:	4a0c      	ldr	r2, [pc, #48]	@ (8001c48 <microros_zero_allocate+0x48>)
 8001c16:	6812      	ldr	r2, [r2, #0]
 8001c18:	4413      	add	r3, r2
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <microros_zero_allocate+0x48>)
 8001c1e:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	68ba      	ldr	r2, [r7, #8]
 8001c24:	fb02 f303 	mul.w	r3, r2, r3
 8001c28:	4a08      	ldr	r2, [pc, #32]	@ (8001c4c <microros_zero_allocate+0x4c>)
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <microros_zero_allocate+0x4c>)
 8001c32:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7fe ffe5 	bl	8000c06 <pvPortCallocMicroROS>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20005870 	.word	0x20005870
 8001c4c:	20005874 	.word	0x20005874

08001c50 <_write>:
// ==========================================================
// UART  ( printf )
// ==========================================================
extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	4804      	ldr	r0, [pc, #16]	@ (8001c78 <_write+0x28>)
 8001c68:	f003 ff68 	bl	8005b3c <HAL_UART_Transmit>
    return len;
 8001c6c:	687b      	ldr	r3, [r7, #4]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20005824 	.word	0x20005824

08001c7c <Get_Timer_Input_Clock>:

// ==========================================================
//  (Helper)
// ==========================================================

static uint32_t Get_Timer_Input_Clock(TIM_HandleTypeDef *htim) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
    //  APB1 Timer ( = PCLK1 * 2)
    return HAL_RCC_GetPCLK1Freq() * 2;
 8001c84:	f002 f976 	bl	8003f74 <HAL_RCC_GetPCLK1Freq>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	005b      	lsls	r3, r3, #1
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <Impl_Freq13Pin_SetSpeed>:

// ==========================================================
//  1: 13-Pin  ()
// ==========================================================
static void Impl_Freq13Pin_SetSpeed(Motor_t *self, int32_t target_rpm) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
    if (target_rpm == 0) {
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d123      	bne.n	8001cec <Impl_Freq13Pin_SetSpeed+0x58>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d105      	bne.n	8001cb8 <Impl_Freq13Pin_SetSpeed+0x24>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 8001cb6:	e093      	b.n	8001de0 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d105      	bne.n	8001ccc <Impl_Freq13Pin_SetSpeed+0x38>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	6393      	str	r3, [r2, #56]	@ 0x38
        return;
 8001cca:	e089      	b.n	8001de0 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d105      	bne.n	8001ce0 <Impl_Freq13Pin_SetSpeed+0x4c>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	63d3      	str	r3, [r2, #60]	@ 0x3c
        return;
 8001cde:	e07f      	b.n	8001de0 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	6413      	str	r3, [r2, #64]	@ 0x40
        return;
 8001cea:	e079      	b.n	8001de0 <Impl_Freq13Pin_SetSpeed+0x14c>
    }

    bool cw = (target_rpm >= 0);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	0fdb      	lsrs	r3, r3, #31
 8001cf2:	75fb      	strb	r3, [r7, #23]
    //  Low = CW
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6918      	ldr	r0, [r3, #16]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	8a99      	ldrh	r1, [r3, #20]
                      cw ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	f083 0301 	eor.w	r3, r3, #1
 8001d02:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 8001d04:	461a      	mov	r2, r3
 8001d06:	f002 f829 	bl	8003d5c <HAL_GPIO_WritePin>

    uint32_t abs_rpm = (uint32_t)(cw ? target_rpm : -target_rpm);
 8001d0a:	7dfb      	ldrb	r3, [r7, #23]
 8001d0c:	f083 0301 	eor.w	r3, r3, #1
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <Impl_Freq13Pin_SetSpeed+0x88>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	425b      	negs	r3, r3
 8001d1a:	e000      	b.n	8001d1e <Impl_Freq13Pin_SetSpeed+0x8a>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	61fb      	str	r3, [r7, #28]
    if (abs_rpm > self->config.max_rpm) abs_rpm = self->config.max_rpm;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	69fa      	ldr	r2, [r7, #28]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d902      	bls.n	8001d30 <Impl_Freq13Pin_SetSpeed+0x9c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	61fb      	str	r3, [r7, #28]

    // Freq = RPM * 400 / 60
    uint32_t target_freq = (abs_rpm * 400) / 60;
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d36:	fb02 f303 	mul.w	r3, r2, r3
 8001d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8001de8 <Impl_Freq13Pin_SetSpeed+0x154>)
 8001d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d40:	095b      	lsrs	r3, r3, #5
 8001d42:	61bb      	str	r3, [r7, #24]
    if (target_freq < 100) target_freq = 100;
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2b63      	cmp	r3, #99	@ 0x63
 8001d48:	d801      	bhi.n	8001d4e <Impl_Freq13Pin_SetSpeed+0xba>
 8001d4a:	2364      	movs	r3, #100	@ 0x64
 8001d4c:	61bb      	str	r3, [r7, #24]

    uint32_t timer_clk = Get_Timer_Input_Clock(self->config.htim_pwm);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff92 	bl	8001c7c <Get_Timer_Input_Clock>
 8001d58:	6138      	str	r0, [r7, #16]
    uint32_t arr = (timer_clk / target_freq) - 1;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d62:	3b01      	subs	r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(self->config.htim_pwm, arr);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, arr / 2);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d106      	bne.n	8001d8e <Impl_Freq13Pin_SetSpeed+0xfa>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	0852      	lsrs	r2, r2, #1
 8001d8a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d8c:	e01b      	b.n	8001dc6 <Impl_Freq13Pin_SetSpeed+0x132>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	d106      	bne.n	8001da4 <Impl_Freq13Pin_SetSpeed+0x110>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	085b      	lsrs	r3, r3, #1
 8001da0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001da2:	e010      	b.n	8001dc6 <Impl_Freq13Pin_SetSpeed+0x132>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d106      	bne.n	8001dba <Impl_Freq13Pin_SetSpeed+0x126>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	085b      	lsrs	r3, r3, #1
 8001db6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001db8:	e005      	b.n	8001dc6 <Impl_Freq13Pin_SetSpeed+0x132>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	085b      	lsrs	r3, r3, #1
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40

    if (self->is_enabled) {
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d007      	beq.n	8001de0 <Impl_Freq13Pin_SetSpeed+0x14c>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4610      	mov	r0, r2
 8001ddc:	f002 ff0c 	bl	8004bf8 <HAL_TIM_PWM_Start>
    }
}
 8001de0:	3720      	adds	r7, #32
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	88888889 	.word	0x88888889

08001dec <Impl_Freq13Pin_SetEnable>:

static void Impl_Freq13Pin_SetEnable(Motor_t *self, bool enable) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	70fb      	strb	r3, [r7, #3]
    // START Pin: High = Enable
    HAL_GPIO_WritePin(self->config.enable_port, self->config.enable_pin,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6998      	ldr	r0, [r3, #24]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	8b9b      	ldrh	r3, [r3, #28]
 8001e00:	78fa      	ldrb	r2, [r7, #3]
 8001e02:	4619      	mov	r1, r3
 8001e04:	f001 ffaa 	bl	8003d5c <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);

    if (enable) {
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <Impl_Freq13Pin_SetEnable+0x34>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f002 feed 	bl	8004bf8 <HAL_TIM_PWM_Start>
    } else {
        HAL_TIM_PWM_Stop(self->config.htim_pwm, self->config.tim_channel);
    }
}
 8001e1e:	e007      	b.n	8001e30 <Impl_Freq13Pin_SetEnable+0x44>
        HAL_TIM_PWM_Stop(self->config.htim_pwm, self->config.tim_channel);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	f002 ffac 	bl	8004d88 <HAL_TIM_PWM_Stop>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <Impl_PWM8Pin_SetSpeed>:


// ==========================================================
//  2: 8-Pin  (PWM Duty )
// ==========================================================
static void Impl_PWM8Pin_SetSpeed(Motor_t *self, int32_t target_rpm) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
    bool cw = (target_rpm >= 0);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	0fdb      	lsrs	r3, r3, #31
 8001e48:	76fb      	strb	r3, [r7, #27]
    //  High = CW
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6918      	ldr	r0, [r3, #16]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	8a9b      	ldrh	r3, [r3, #20]
 8001e52:	7efa      	ldrb	r2, [r7, #27]
 8001e54:	4619      	mov	r1, r3
 8001e56:	f001 ff81 	bl	8003d5c <HAL_GPIO_WritePin>
                      cw ? GPIO_PIN_SET : GPIO_PIN_RESET);

    uint32_t abs_rpm = (uint32_t)(cw ? target_rpm : -target_rpm);
 8001e5a:	7efb      	ldrb	r3, [r7, #27]
 8001e5c:	f083 0301 	eor.w	r3, r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <Impl_PWM8Pin_SetSpeed+0x34>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	425b      	negs	r3, r3
 8001e6a:	e000      	b.n	8001e6e <Impl_PWM8Pin_SetSpeed+0x36>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	61fb      	str	r3, [r7, #28]
    if (abs_rpm > self->config.max_rpm) abs_rpm = self->config.max_rpm;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	69fa      	ldr	r2, [r7, #28]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d902      	bls.n	8001e80 <Impl_PWM8Pin_SetSpeed+0x48>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	61fb      	str	r3, [r7, #28]

    float speed_ratio = (float)abs_rpm / (float)self->config.max_rpm;
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e9a:	edc7 7a05 	vstr	s15, [r7, #20]
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea6:	613b      	str	r3, [r7, #16]

    // Low Active: Max Speed -> CCR=0
    uint32_t ccr_val = (uint32_t)(period * (1.0f - speed_ratio));
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	ee07 3a90 	vmov	s15, r3
 8001eae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001eb6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ec2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ec6:	ee17 3a90 	vmov	r3, s15
 8001eca:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d105      	bne.n	8001ee0 <Impl_PWM8Pin_SetSpeed+0xa8>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ede:	e018      	b.n	8001f12 <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d105      	bne.n	8001ef4 <Impl_PWM8Pin_SetSpeed+0xbc>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ef2:	e00e      	b.n	8001f12 <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d105      	bne.n	8001f08 <Impl_PWM8Pin_SetSpeed+0xd0>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001f06:	e004      	b.n	8001f12 <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001f12:	bf00      	nop
 8001f14:	3720      	adds	r7, #32
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <Impl_PWM8Pin_SetEnable>:

static void Impl_PWM8Pin_SetEnable(Motor_t *self, bool enable) {
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b084      	sub	sp, #16
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	460b      	mov	r3, r1
 8001f24:	70fb      	strb	r3, [r7, #3]
    // BRAKE Pin: Low = Brake (Stop), High = Run
    HAL_GPIO_WritePin(self->config.enable_port, self->config.enable_pin,
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6998      	ldr	r0, [r3, #24]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	8b9b      	ldrh	r3, [r3, #28]
 8001f2e:	78fa      	ldrb	r2, [r7, #3]
 8001f30:	4619      	mov	r1, r3
 8001f32:	f001 ff13 	bl	8003d5c <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);

    if (enable) {
 8001f36:	78fb      	ldrb	r3, [r7, #3]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d008      	beq.n	8001f4e <Impl_PWM8Pin_SetEnable+0x34>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	4619      	mov	r1, r3
 8001f46:	4610      	mov	r0, r2
 8001f48:	f002 fe56 	bl	8004bf8 <HAL_TIM_PWM_Start>
    } else {
        uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
    }
}
 8001f4c:	e027      	b.n	8001f9e <Impl_PWM8Pin_SetEnable+0x84>
        uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f56:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d105      	bne.n	8001f6c <Impl_PWM8Pin_SetEnable+0x52>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001f6a:	e018      	b.n	8001f9e <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d105      	bne.n	8001f80 <Impl_PWM8Pin_SetEnable+0x66>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001f7e:	e00e      	b.n	8001f9e <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2b08      	cmp	r3, #8
 8001f86:	d105      	bne.n	8001f94 <Impl_PWM8Pin_SetEnable+0x7a>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001f92:	e004      	b.n	8001f9e <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <Motor_Init>:

// ==========================================================
// 3.  API 
// ==========================================================

void Motor_Init(Motor_t *motor) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
    if (motor->type == MOTOR_TYPE_FREQ_13PIN) {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d103      	bne.n	8001fc0 <Motor_Init+0x18>
        motor->ops = &Ops_Freq13Pin;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a26      	ldr	r2, [pc, #152]	@ (8002054 <Motor_Init+0xac>)
 8001fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fbe:	e006      	b.n	8001fce <Motor_Init+0x26>
    } else if (motor->type == MOTOR_TYPE_PWM_8PIN) {
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d102      	bne.n	8001fce <Motor_Init+0x26>
        motor->ops = &Ops_PWM8Pin;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a23      	ldr	r2, [pc, #140]	@ (8002058 <Motor_Init+0xb0>)
 8001fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    motor->is_enabled = false;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    motor->current_rpm_cmd = 0;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	631a      	str	r2, [r3, #48]	@ 0x30

    // 
    motor->total_pulse_count = 0;
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	f04f 0300 	mov.w	r3, #0
 8001fe6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    motor->last_counter_val = 0;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	641a      	str	r2, [r3, #64]	@ 0x40
    
    // 
    motor->measured_velocity_rpm = 0.0f;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->prev_pulse_count = 0;
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 0300 	mov.w	r3, #0
 8002002:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    motor->last_update_time_ms = HAL_GetTick();
 8002006:	f001 fc05 	bl	8003814 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	651a      	str	r2, [r3, #80]	@ 0x50

    //  Timer  Encoder Mode
    if (motor->config.htim_encoder != NULL) {
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00a      	beq.n	800202e <Motor_Init+0x86>
        HAL_TIM_Encoder_Start(motor->config.htim_encoder, TIM_CHANNEL_ALL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	213c      	movs	r1, #60	@ 0x3c
 800201e:	4618      	mov	r0, r3
 8002020:	f002 ffc8 	bl	8004fb4 <HAL_TIM_Encoder_Start>
        //  0 ( 0)
        __HAL_TIM_SET_COUNTER(motor->config.htim_encoder, 0);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2200      	movs	r2, #0
 800202c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    if (motor->ops && motor->ops->set_enable) {
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00a      	beq.n	800204c <Motor_Init+0xa4>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <Motor_Init+0xa4>
        motor->ops->set_enable(motor, false);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2100      	movs	r1, #0
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	4798      	blx	r3
    }
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	0800b444 	.word	0x0800b444
 8002058:	0800b44c 	.word	0x0800b44c

0800205c <Motor_Update>:

// []  (Wrap-around)
void Motor_Update(Motor_t *motor) {
 800205c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002060:	b08c      	sub	sp, #48	@ 0x30
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
    if (motor->config.htim_encoder == NULL) return;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 808e 	beq.w	800218c <Motor_Update+0x130>

    // 1. 
    uint32_t current_cnt = __HAL_TIM_GET_COUNTER(motor->config.htim_encoder);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002078:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(motor->config.htim_encoder); //  ARR
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002082:	627b      	str	r3, [r7, #36]	@ 0x24

    // 2.  (Delta)
    int32_t delta = (int32_t)current_cnt - (int32_t)motor->last_counter_val;
 8002084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800208a:	1a9b      	subs	r3, r3, r2
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // 3.  (Handle Overflow/Underflow)
    //  (ARR/2)
    //  ARR=65535,  65530  5 -> delta = -65525 ->  +10
    if (delta > (int32_t)(period / 2)) {
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	085b      	lsrs	r3, r3, #1
 8002092:	461a      	mov	r2, r3
 8002094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002096:	4293      	cmp	r3, r2
 8002098:	dd05      	ble.n	80020a6 <Motor_Update+0x4a>
        delta -= (period + 1);
 800209a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800209c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020a4:	e00a      	b.n	80020bc <Motor_Update+0x60>
    } else if (delta < -(int32_t)(period / 2)) {
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	425b      	negs	r3, r3
 80020ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020ae:	429a      	cmp	r2, r3
 80020b0:	da04      	bge.n	80020bc <Motor_Update+0x60>
        delta += (period + 1);
 80020b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b6:	4413      	add	r3, r2
 80020b8:	3301      	adds	r3, #1
 80020ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // 4. 
    motor->total_pulse_count += delta;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80020c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80020c4:	17c8      	asrs	r0, r1, #31
 80020c6:	460c      	mov	r4, r1
 80020c8:	4605      	mov	r5, r0
 80020ca:	eb12 0a04 	adds.w	sl, r2, r4
 80020ce:	eb43 0b05 	adc.w	fp, r3, r5
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
    motor->last_counter_val = current_cnt;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020dc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    // 5. [] 
    uint32_t current_time = HAL_GetTick();  //  (ms)
 80020de:	f001 fb99 	bl	8003814 <HAL_GetTick>
 80020e2:	6238      	str	r0, [r7, #32]
    float dt = (current_time - motor->last_update_time_ms) / 1000.0f;  // 
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020e8:	6a3a      	ldr	r2, [r7, #32]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	ee07 3a90 	vmov	s15, r3
 80020f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020f4:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8002198 <Motor_Update+0x13c>
 80020f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020fc:	edc7 7a07 	vstr	s15, [r7, #28]
    
    if (dt > 0.001f) {  //  1ms
 8002100:	edd7 7a07 	vldr	s15, [r7, #28]
 8002104:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800219c <Motor_Update+0x140>
 8002108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800210c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002110:	dd3d      	ble.n	800218e <Motor_Update+0x132>
        // 
        int64_t pulse_delta = motor->total_pulse_count - motor->prev_pulse_count;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800211e:	ebb0 0802 	subs.w	r8, r0, r2
 8002122:	eb61 0903 	sbc.w	r9, r1, r3
 8002126:	e9c7 8904 	strd	r8, r9, [r7, #16]
        
        // STM32 Encoder Mode x4:  = PPR * 4 
        float pulses_per_motor_rev = motor->config.encoder_ppr * 4.0f;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002130:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002138:	edc7 7a03 	vstr	s15, [r7, #12]
        
        //  ()
        float motor_revs = (float)pulse_delta / (pulses_per_motor_rev * motor->config.gear_ratio);
 800213c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002140:	f7fe fa1e 	bl	8000580 <__aeabi_l2f>
 8002144:	ee06 0a90 	vmov	s13, r0
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800214e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002152:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800215a:	edc7 7a02 	vstr	s15, [r7, #8]
        
        //  RPM (revolutions per minute)
        motor->measured_velocity_rpm = (motor_revs / dt) * 60.0f;
 800215e:	edd7 6a02 	vldr	s13, [r7, #8]
 8002162:	ed97 7a07 	vldr	s14, [r7, #28]
 8002166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800216a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80021a0 <Motor_Update+0x144>
 800216e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
        
        // 
        motor->prev_pulse_count = motor->total_pulse_count;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        motor->last_update_time_ms = current_time;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a3a      	ldr	r2, [r7, #32]
 8002188:	651a      	str	r2, [r3, #80]	@ 0x50
 800218a:	e000      	b.n	800218e <Motor_Update+0x132>
    if (motor->config.htim_encoder == NULL) return;
 800218c:	bf00      	nop
    }
}
 800218e:	3730      	adds	r7, #48	@ 0x30
 8002190:	46bd      	mov	sp, r7
 8002192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002196:	bf00      	nop
 8002198:	447a0000 	.word	0x447a0000
 800219c:	3a83126f 	.word	0x3a83126f
 80021a0:	42700000 	.word	0x42700000

080021a4 <Motor_GetAngle>:

float Motor_GetAngle(Motor_t *motor) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
    //  0
    if (motor->config.gear_ratio == 0.0f || motor->config.encoder_ppr == 0.0f) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80021b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	d007      	beq.n	80021cc <Motor_GetAngle+0x28>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80021c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ca:	d102      	bne.n	80021d2 <Motor_GetAngle+0x2e>
        return 0.0f;
 80021cc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002224 <Motor_GetAngle+0x80>
 80021d0:	e022      	b.n	8002218 <Motor_GetAngle+0x74>
    }

    // STM32 Encoder Mode x4  ()
    //  Pulse  = PPR * 4
    float pulses_per_motor_rev = motor->config.encoder_ppr * 4.0f;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80021d8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80021dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e0:	edc7 7a03 	vstr	s15, [r7, #12]

    //  =  Pulse / (Pulse * )
    float output_revs = (float)motor->total_pulse_count / (pulses_per_motor_rev * motor->config.gear_ratio);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80021ea:	4610      	mov	r0, r2
 80021ec:	4619      	mov	r1, r3
 80021ee:	f7fe f9c7 	bl	8000580 <__aeabi_l2f>
 80021f2:	ee06 0a90 	vmov	s13, r0
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80021fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002208:	edc7 7a02 	vstr	s15, [r7, #8]

    // 
    return output_revs * 360.0f;
 800220c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002210:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002228 <Motor_GetAngle+0x84>
 8002214:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002218:	eeb0 0a67 	vmov.f32	s0, s15
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	00000000 	.word	0x00000000
 8002228:	43b40000 	.word	0x43b40000

0800222c <Motor_SetSpeed>:

float Motor_GetVelocity(Motor_t *motor) {
    return motor->measured_velocity_rpm;
}

void Motor_SetSpeed(Motor_t *motor, int32_t rpm) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
    motor->current_rpm_cmd = rpm;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (motor->is_enabled && motor->ops && motor->ops->set_speed) {
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00e      	beq.n	8002264 <Motor_SetSpeed+0x38>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <Motor_SetSpeed+0x38>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <Motor_SetSpeed+0x38>
        motor->ops->set_speed(motor, rpm);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6839      	ldr	r1, [r7, #0]
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	4798      	blx	r3
    }
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <Motor_Start>:

void Motor_Start(Motor_t *motor) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    motor->is_enabled = true;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    if (motor->ops && motor->ops->set_enable) {
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00a      	beq.n	800229a <Motor_Start+0x2e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d005      	beq.n	800229a <Motor_Start+0x2e>
        motor->ops->set_enable(motor, true);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2101      	movs	r1, #1
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4798      	blx	r3
    }
    Motor_SetSpeed(motor, motor->current_rpm_cmd);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ffc3 	bl	800222c <Motor_SetSpeed>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <Motor_Stop>:

void Motor_Stop(Motor_t *motor) {
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b082      	sub	sp, #8
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
    motor->is_enabled = false;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    Motor_SetSpeed(motor, 0);
 80022be:	2100      	movs	r1, #0
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff ffb3 	bl	800222c <Motor_SetSpeed>
    if (motor->ops && motor->ops->set_enable) {
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <Motor_Stop+0x36>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d005      	beq.n	80022e4 <Motor_Stop+0x36>
        motor->ops->set_enable(motor, false);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2100      	movs	r1, #0
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	4798      	blx	r3
    }
}
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <Motor_System_Config>:

// ==========================================================
// 4. 
// ==========================================================

void Motor_System_Config(void) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0

    // --- 13-Pin  ---
    motor_joint_13pin.type = MOTOR_TYPE_FREQ_13PIN;
 80022f0:	4b25      	ldr	r3, [pc, #148]	@ (8002388 <Motor_System_Config+0x9c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]

    //  Timer
    motor_joint_13pin.config.htim_pwm = &htim2;
 80022f6:	4b24      	ldr	r3, [pc, #144]	@ (8002388 <Motor_System_Config+0x9c>)
 80022f8:	4a24      	ldr	r2, [pc, #144]	@ (800238c <Motor_System_Config+0xa0>)
 80022fa:	605a      	str	r2, [r3, #4]
    motor_joint_13pin.config.tim_channel = TIM_CHANNEL_1; // PA5
 80022fc:	4b22      	ldr	r3, [pc, #136]	@ (8002388 <Motor_System_Config+0x9c>)
 80022fe:	2200      	movs	r2, #0
 8002300:	609a      	str	r2, [r3, #8]

    // [] Encoder Timer ( TIM4)
    motor_joint_13pin.config.htim_encoder = &htim4; // PB6, PB7
 8002302:	4b21      	ldr	r3, [pc, #132]	@ (8002388 <Motor_System_Config+0x9c>)
 8002304:	4a22      	ldr	r2, [pc, #136]	@ (8002390 <Motor_System_Config+0xa4>)
 8002306:	60da      	str	r2, [r3, #12]

    // GPIO
    motor_joint_13pin.config.enable_port = GPIOC;
 8002308:	4b1f      	ldr	r3, [pc, #124]	@ (8002388 <Motor_System_Config+0x9c>)
 800230a:	4a22      	ldr	r2, [pc, #136]	@ (8002394 <Motor_System_Config+0xa8>)
 800230c:	619a      	str	r2, [r3, #24]
    motor_joint_13pin.config.enable_pin = GPIO_PIN_1; // START
 800230e:	4b1e      	ldr	r3, [pc, #120]	@ (8002388 <Motor_System_Config+0x9c>)
 8002310:	2202      	movs	r2, #2
 8002312:	839a      	strh	r2, [r3, #28]
    motor_joint_13pin.config.dir_port = GPIOC;
 8002314:	4b1c      	ldr	r3, [pc, #112]	@ (8002388 <Motor_System_Config+0x9c>)
 8002316:	4a1f      	ldr	r2, [pc, #124]	@ (8002394 <Motor_System_Config+0xa8>)
 8002318:	611a      	str	r2, [r3, #16]
    motor_joint_13pin.config.dir_pin = GPIO_PIN_2;    // DIR
 800231a:	4b1b      	ldr	r3, [pc, #108]	@ (8002388 <Motor_System_Config+0x9c>)
 800231c:	2204      	movs	r2, #4
 800231e:	829a      	strh	r2, [r3, #20]

    // 
    motor_joint_13pin.config.max_rpm = 6000;
 8002320:	4b19      	ldr	r3, [pc, #100]	@ (8002388 <Motor_System_Config+0x9c>)
 8002322:	f241 7270 	movw	r2, #6000	@ 0x1770
 8002326:	621a      	str	r2, [r3, #32]
    motor_joint_13pin.config.encoder_ppr = 100.0f;  // Nidec 
 8002328:	4b17      	ldr	r3, [pc, #92]	@ (8002388 <Motor_System_Config+0x9c>)
 800232a:	4a1b      	ldr	r2, [pc, #108]	@ (8002398 <Motor_System_Config+0xac>)
 800232c:	629a      	str	r2, [r3, #40]	@ 0x28
    motor_joint_13pin.config.gear_ratio = 50.0f;    // []  50:1
 800232e:	4b16      	ldr	r3, [pc, #88]	@ (8002388 <Motor_System_Config+0x9c>)
 8002330:	4a1a      	ldr	r2, [pc, #104]	@ (800239c <Motor_System_Config+0xb0>)
 8002332:	625a      	str	r2, [r3, #36]	@ 0x24

    Motor_Init(&motor_joint_13pin);
 8002334:	4814      	ldr	r0, [pc, #80]	@ (8002388 <Motor_System_Config+0x9c>)
 8002336:	f7ff fe37 	bl	8001fa8 <Motor_Init>


    // --- 8-Pin  ---
    motor_joint_8pin.type = MOTOR_TYPE_PWM_8PIN;
 800233a:	4b19      	ldr	r3, [pc, #100]	@ (80023a0 <Motor_System_Config+0xb4>)
 800233c:	2201      	movs	r2, #1
 800233e:	701a      	strb	r2, [r3, #0]

    //  Timer
    motor_joint_8pin.config.htim_pwm = &htim3;
 8002340:	4b17      	ldr	r3, [pc, #92]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002342:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <Motor_System_Config+0xb8>)
 8002344:	605a      	str	r2, [r3, #4]
    motor_joint_8pin.config.tim_channel = TIM_CHANNEL_1; // PB4
 8002346:	4b16      	ldr	r3, [pc, #88]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]

    // [] Encoder Timer ( TIM1)
    motor_joint_8pin.config.htim_encoder = &htim1; // PA8, PA9
 800234c:	4b14      	ldr	r3, [pc, #80]	@ (80023a0 <Motor_System_Config+0xb4>)
 800234e:	4a16      	ldr	r2, [pc, #88]	@ (80023a8 <Motor_System_Config+0xbc>)
 8002350:	60da      	str	r2, [r3, #12]

    // GPIO
    motor_joint_8pin.config.enable_port = GPIOC;
 8002352:	4b13      	ldr	r3, [pc, #76]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002354:	4a0f      	ldr	r2, [pc, #60]	@ (8002394 <Motor_System_Config+0xa8>)
 8002356:	619a      	str	r2, [r3, #24]
    motor_joint_8pin.config.enable_pin = GPIO_PIN_4; // BRAKE
 8002358:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <Motor_System_Config+0xb4>)
 800235a:	2210      	movs	r2, #16
 800235c:	839a      	strh	r2, [r3, #28]
    motor_joint_8pin.config.dir_port = GPIOC;
 800235e:	4b10      	ldr	r3, [pc, #64]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002360:	4a0c      	ldr	r2, [pc, #48]	@ (8002394 <Motor_System_Config+0xa8>)
 8002362:	611a      	str	r2, [r3, #16]
    motor_joint_8pin.config.dir_pin = GPIO_PIN_5;    // DIR
 8002364:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002366:	2220      	movs	r2, #32
 8002368:	829a      	strh	r2, [r3, #20]

    // 
    motor_joint_8pin.config.max_rpm = 6300;
 800236a:	4b0d      	ldr	r3, [pc, #52]	@ (80023a0 <Motor_System_Config+0xb4>)
 800236c:	f641 029c 	movw	r2, #6300	@ 0x189c
 8002370:	621a      	str	r2, [r3, #32]
    motor_joint_8pin.config.encoder_ppr = 100.0f; // Nidec 
 8002372:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002374:	4a08      	ldr	r2, [pc, #32]	@ (8002398 <Motor_System_Config+0xac>)
 8002376:	629a      	str	r2, [r3, #40]	@ 0x28
    motor_joint_8pin.config.gear_ratio = 30.0f;   // []  30:1
 8002378:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <Motor_System_Config+0xb4>)
 800237a:	4a0c      	ldr	r2, [pc, #48]	@ (80023ac <Motor_System_Config+0xc0>)
 800237c:	625a      	str	r2, [r3, #36]	@ 0x24

    Motor_Init(&motor_joint_8pin);
 800237e:	4808      	ldr	r0, [pc, #32]	@ (80023a0 <Motor_System_Config+0xb4>)
 8002380:	f7ff fe12 	bl	8001fa8 <Motor_Init>
}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20005878 	.word	0x20005878
 800238c:	2000574c 	.word	0x2000574c
 8002390:	200057dc 	.word	0x200057dc
 8002394:	40020800 	.word	0x40020800
 8002398:	42c80000 	.word	0x42c80000
 800239c:	42480000 	.word	0x42480000
 80023a0:	200058d0 	.word	0x200058d0
 80023a4:	20005794 	.word	0x20005794
 80023a8:	20005704 	.word	0x20005704
 80023ac:	41f00000 	.word	0x41f00000

080023b0 <_ZN18PositionControllerC1Effffff>:

class PositionController {
public:
    //  Kv ( gain)  Ka ( gain)
    //  Nidec Kv  1.0 ()
    PositionController(float kp, float ki, float kd, float kv, float ka, float max_rpm)
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	61f8      	str	r0, [r7, #28]
 80023b8:	ed87 0a06 	vstr	s0, [r7, #24]
 80023bc:	edc7 0a05 	vstr	s1, [r7, #20]
 80023c0:	ed87 1a04 	vstr	s2, [r7, #16]
 80023c4:	edc7 1a03 	vstr	s3, [r7, #12]
 80023c8:	ed87 2a02 	vstr	s4, [r7, #8]
 80023cc:	edc7 2a01 	vstr	s5, [r7, #4]
        : _kp(kp), _ki(ki), _kd(kd), _kv(kv), _ka(ka), _max_output(max_rpm) {
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	609a      	str	r2, [r3, #8]
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	60da      	str	r2, [r3, #12]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	611a      	str	r2, [r3, #16]
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	615a      	str	r2, [r3, #20]
        reset();
 80023f4:	69f8      	ldr	r0, [r7, #28]
 80023f6:	f000 f805 	bl	8002404 <_ZN18PositionController5resetEv>
    }
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	4618      	mov	r0, r3
 80023fe:	3720      	adds	r7, #32
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <_ZN18PositionController5resetEv>:

    void reset() {
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
        _integral = 0.0f;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
        _prev_error = 0.0f;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	61da      	str	r2, [r3, #28]
    }
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_ZN18PositionController6updateEfffff>:
     * @param target_acc  (Degree/s^2) -  PVT ()
     * @param current_pos  (Degree)
     * @param dt  (s)
     * @return  (RPM)
     */
    float update(float target_pos, float target_vel, float target_acc, float current_pos, float dt) {
 8002428:	b480      	push	{r7}
 800242a:	b091      	sub	sp, #68	@ 0x44
 800242c:	af00      	add	r7, sp, #0
 800242e:	6178      	str	r0, [r7, #20]
 8002430:	ed87 0a04 	vstr	s0, [r7, #16]
 8002434:	edc7 0a03 	vstr	s1, [r7, #12]
 8002438:	ed87 1a02 	vstr	s2, [r7, #8]
 800243c:	edc7 1a01 	vstr	s3, [r7, #4]
 8002440:	ed87 2a00 	vstr	s4, [r7]
        // 1.  (Feedback): 
        float error = target_pos - current_pos;
 8002444:	ed97 7a04 	vldr	s14, [r7, #16]
 8002448:	edd7 7a01 	vldr	s15, [r7, #4]
 800244c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002450:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        
        float p_out = _kp * error;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800245e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002462:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        
        _integral += error * dt;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	ed93 7a06 	vldr	s14, [r3, #24]
 800246c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8002470:	edd7 7a00 	vldr	s15, [r7]
 8002474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	edc3 7a06 	vstr	s15, [r3, #24]
        float i_out = _ki * _integral;
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	ed93 7a01 	vldr	s14, [r3, #4]
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	edd3 7a06 	vldr	s15, [r3, #24]
 800248e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002492:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        
        float derivative = (error - _prev_error) / dt;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	edd3 7a07 	vldr	s15, [r3, #28]
 800249c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80024a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024a4:	ed97 7a00 	vldr	s14, [r7]
 80024a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        float d_out = _kd * derivative;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80024b6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80024ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024be:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        
        float feedback_rpm = p_out + i_out + d_out;
 80024c2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80024c6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80024ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ce:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80024d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024d6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // 2.  (Feedforward): 
        //  (Deg/s)  RPM:  (Deg/s) / 6.0 = RPM
        float ff_vel_rpm = (target_vel / 360.0f) * 60.0f * _kv;
 80024da:	ed97 7a03 	vldr	s14, [r7, #12]
 80024de:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8002584 <_ZN18PositionController6updateEfffff+0x15c>
 80024e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024e6:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002588 <_ZN18PositionController6updateEfffff+0x160>
 80024ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80024f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f8:	edc7 7a08 	vstr	s15, [r7, #32]
        
        //  ()
        //  RPM 
        float ff_acc_rpm = target_acc * _ka;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	edd3 7a04 	vldr	s15, [r3, #16]
 8002502:	ed97 7a02 	vldr	s14, [r7, #8]
 8002506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800250a:	edc7 7a07 	vstr	s15, [r7, #28]

        // 3. 
        float output = feedback_rpm + ff_vel_rpm + ff_acc_rpm;
 800250e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002512:	edd7 7a08 	vldr	s15, [r7, #32]
 8002516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251a:	ed97 7a07 	vldr	s14, [r7, #28]
 800251e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002522:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        // 4. 
        if (output > _max_output) output = _max_output;
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	edd3 7a05 	vldr	s15, [r3, #20]
 800252c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd03      	ble.n	8002542 <_ZN18PositionController6updateEfffff+0x11a>
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002540:	e012      	b.n	8002568 <_ZN18PositionController6updateEfffff+0x140>
        else if (output < -_max_output) output = -_max_output;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	edd3 7a05 	vldr	s15, [r3, #20]
 8002548:	eef1 7a67 	vneg.f32	s15, s15
 800254c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002558:	d506      	bpl.n	8002568 <_ZN18PositionController6updateEfffff+0x140>
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002560:	eef1 7a67 	vneg.f32	s15, s15
 8002564:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        _prev_error = error;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800256c:	61da      	str	r2, [r3, #28]
        return output;
 800256e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002570:	ee07 3a90 	vmov	s15, r3
    }
 8002574:	eeb0 0a67 	vmov.f32	s0, s15
 8002578:	3744      	adds	r7, #68	@ 0x44
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	43b40000 	.word	0x43b40000
 8002588:	42700000 	.word	0x42700000

0800258c <_ZN17FiveBarKinematicsC1Efff>:
     * @brief 
     * @param l1  ()
     * @param l2  ()
     * @param d  
     */
    FiveBarKinematics(float l1, float l2, float d)
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	ed87 0a02 	vstr	s0, [r7, #8]
 8002598:	edc7 0a01 	vstr	s1, [r7, #4]
 800259c:	ed87 1a00 	vstr	s2, [r7]
        : L1(l1), L2(l2), D(d) {}
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	609a      	str	r2, [r3, #8]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4618      	mov	r0, r3
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <_ZN17FiveBarKinematics7deg2radEf>:
     * @return  ( 0,0)
     */
    Point2D solveFK(float theta1, float theta2);

    // 
    static float deg2rad(float deg) { return deg * 0.0174532925f; }
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80025ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80025ce:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80025e4 <_ZN17FiveBarKinematics7deg2radEf+0x24>
 80025d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d6:	eeb0 0a67 	vmov.f32	s0, s15
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	3c8efa35 	.word	0x3c8efa35

080025e8 <_ZN17FiveBarKinematics7rad2degEf>:
    static float rad2deg(float rad) { return rad * 57.2957795f; }
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	ed87 0a01 	vstr	s0, [r7, #4]
 80025f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80025f6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800260c <_ZN17FiveBarKinematics7rad2degEf+0x24>
 80025fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	42652ee1 	.word	0x42652ee1

08002610 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800261e:	d205      	bcs.n	800262c <_ZSt16__deque_buf_sizej+0x1c>
 8002620:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	e000      	b.n	800262e <_ZSt16__deque_buf_sizej+0x1e>
 800262c:	2301      	movs	r3, #1
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <_ZN17TrajectoryPlannerC1Ev>:
// ==========================================================
//  (Trajectory Planner) - 
// ==========================================================
class TrajectoryPlanner {
public:
    TrajectoryPlanner() : _prev_target(0.0f), _prev_velocity(0.0f), _velocity(0.0f), _acceleration(0.0f) {}
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_ZN17TrajectoryPlanner6updateEffff>:
     * @param current_target  (Degree)
     * @param dt  (s)
     * @param max_velocity  (Deg/s)
     * @param max_acceleration  (Deg/s)
     */
    void update(float current_target, float dt, float max_velocity = 360.0f, float max_acceleration = 1800.0f) {
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	@ 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6178      	str	r0, [r7, #20]
 8002678:	ed87 0a04 	vstr	s0, [r7, #16]
 800267c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002680:	ed87 1a02 	vstr	s2, [r7, #8]
 8002684:	edc7 1a01 	vstr	s3, [r7, #4]
        //  ()
        float raw_velocity = (current_target - _prev_target) / dt;
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	edd3 7a00 	vldr	s15, [r3]
 800268e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002692:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002696:	ed97 7a03 	vldr	s14, [r7, #12]
 800269a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800269e:	edc7 7a07 	vstr	s15, [r7, #28]
        
        // 
        if (raw_velocity > max_velocity) raw_velocity = max_velocity;
 80026a2:	ed97 7a07 	vldr	s14, [r7, #28]
 80026a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80026aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b2:	dd02      	ble.n	80026ba <_ZN17TrajectoryPlanner6updateEffff+0x4a>
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	e010      	b.n	80026dc <_ZN17TrajectoryPlanner6updateEffff+0x6c>
        else if (raw_velocity < -max_velocity) raw_velocity = -max_velocity;
 80026ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80026be:	eef1 7a67 	vneg.f32	s15, s15
 80026c2:	ed97 7a07 	vldr	s14, [r7, #28]
 80026c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ce:	d505      	bpl.n	80026dc <_ZN17TrajectoryPlanner6updateEffff+0x6c>
 80026d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80026d4:	eef1 7a67 	vneg.f32	s15, s15
 80026d8:	edc7 7a07 	vstr	s15, [r7, #28]
        
        //  ()
        const float alpha = 0.7f; //  (0~1, )
 80026dc:	4b28      	ldr	r3, [pc, #160]	@ (8002780 <_ZN17TrajectoryPlanner6updateEffff+0x110>)
 80026de:	61bb      	str	r3, [r7, #24]
        _velocity = alpha * raw_velocity + (1.0f - alpha) * _prev_velocity;
 80026e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80026e4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002784 <_ZN17TrajectoryPlanner6updateEffff+0x114>
 80026e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80026f2:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8002788 <_ZN17TrajectoryPlanner6updateEffff+0x118>
 80026f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80026fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	edc3 7a02 	vstr	s15, [r3, #8]
        
        //  ()
        _acceleration = (_velocity - _prev_velocity) / dt;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	ed93 7a02 	vldr	s14, [r3, #8]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002710:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002714:	ed97 7a03 	vldr	s14, [r7, #12]
 8002718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	edc3 7a03 	vstr	s15, [r3, #12]
        
        // 
        if (_acceleration > max_acceleration) _acceleration = max_acceleration;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	edd3 7a03 	vldr	s15, [r3, #12]
 8002728:	ed97 7a01 	vldr	s14, [r7, #4]
 800272c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002734:	d503      	bpl.n	800273e <_ZN17TrajectoryPlanner6updateEffff+0xce>
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	60da      	str	r2, [r3, #12]
 800273c:	e012      	b.n	8002764 <_ZN17TrajectoryPlanner6updateEffff+0xf4>
        else if (_acceleration < -max_acceleration) _acceleration = -max_acceleration;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	ed93 7a03 	vldr	s14, [r3, #12]
 8002744:	edd7 7a01 	vldr	s15, [r7, #4]
 8002748:	eef1 7a67 	vneg.f32	s15, s15
 800274c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002754:	d506      	bpl.n	8002764 <_ZN17TrajectoryPlanner6updateEffff+0xf4>
 8002756:	edd7 7a01 	vldr	s15, [r7, #4]
 800275a:	eef1 7a67 	vneg.f32	s15, s15
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	edc3 7a03 	vstr	s15, [r3, #12]
        
        // 
        _prev_target = current_target;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	601a      	str	r2, [r3, #0]
        _prev_velocity = _velocity;
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	605a      	str	r2, [r3, #4]
    }
 8002772:	bf00      	nop
 8002774:	3724      	adds	r7, #36	@ 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	3f333333 	.word	0x3f333333
 8002784:	3f333333 	.word	0x3f333333
 8002788:	3e99999a 	.word	0x3e99999a

0800278c <_ZNK17TrajectoryPlanner11getVelocityEv>:

    float getVelocity() const { return _velocity; }
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	ee07 3a90 	vmov	s15, r3
 800279c:	eeb0 0a67 	vmov.f32	s0, s15
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <_ZNK17TrajectoryPlanner15getAccelerationEv>:
    float getAcceleration() const { return _acceleration; }
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	ee07 3a90 	vmov	s15, r3
 80027ba:	eeb0 0a67 	vmov.f32	s0, s15
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <_ZN17TrajectoryPlanner5resetEv>:
    
    void reset() {
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
        _prev_target = 0.0f;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
        _prev_velocity = 0.0f;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	605a      	str	r2, [r3, #4]
        _velocity = 0.0f;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
        _acceleration = 0.0f;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f04f 0200 	mov.w	r2, #0
 80027ee:	60da      	str	r2, [r3, #12]
    }
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <Robot_Init>:


// ==========================================================
// 1. 
// ==========================================================
extern "C" void Robot_Init(void) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
    //  C 
    Motor_System_Config();
 8002800:	f7ff fd74 	bl	80022ec <Motor_System_Config>

    //  PID 
    joint1_pid.reset();
 8002804:	480a      	ldr	r0, [pc, #40]	@ (8002830 <Robot_Init+0x34>)
 8002806:	f7ff fdfd 	bl	8002404 <_ZN18PositionController5resetEv>
    joint2_pid.reset();
 800280a:	480a      	ldr	r0, [pc, #40]	@ (8002834 <Robot_Init+0x38>)
 800280c:	f7ff fdfa 	bl	8002404 <_ZN18PositionController5resetEv>
    
    // 
    traj_joint1.reset();
 8002810:	4809      	ldr	r0, [pc, #36]	@ (8002838 <Robot_Init+0x3c>)
 8002812:	f7ff ffd9 	bl	80027c8 <_ZN17TrajectoryPlanner5resetEv>
    traj_joint2.reset();
 8002816:	4809      	ldr	r0, [pc, #36]	@ (800283c <Robot_Init+0x40>)
 8002818:	f7ff ffd6 	bl	80027c8 <_ZN17TrajectoryPlanner5resetEv>

    //  ()
    // 
    // Encoder  0IK 
    target_x = 0.0f;
 800281c:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <Robot_Init+0x44>)
 800281e:	f04f 0200 	mov.w	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
    target_y = 150.0f;
 8002824:	4b07      	ldr	r3, [pc, #28]	@ (8002844 <Robot_Init+0x48>)
 8002826:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <Robot_Init+0x4c>)
 8002828:	601a      	str	r2, [r3, #0]
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20005954 	.word	0x20005954
 8002834:	20005974 	.word	0x20005974
 8002838:	20005934 	.word	0x20005934
 800283c:	20005944 	.word	0x20005944
 8002840:	20005994 	.word	0x20005994
 8002844:	20000014 	.word	0x20000014
 8002848:	43160000 	.word	0x43160000

0800284c <Robot_SetTestMode>:
}

// ==========================================================
//  API
// ==========================================================
extern "C" void Robot_SetTestMode(bool enable) {
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
    test_mode = enable;
 8002856:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <Robot_SetTestMode+0x28>)
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	7013      	strb	r3, [r2, #0]
    if (enable) {
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <Robot_SetTestMode+0x1c>
        ik_mode_enabled = false;  // 
 8002862:	4b05      	ldr	r3, [pc, #20]	@ (8002878 <Robot_SetTestMode+0x2c>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
    }
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	20005999 	.word	0x20005999
 8002878:	20005998 	.word	0x20005998

0800287c <Robot_Loop>:
    test_rpm_motor2 = rpm_motor2;
}
// ==========================================================
// 3.  ( Timer  main loop )
// ==========================================================
extern "C" void Robot_Loop(float dt_seconds) {
 800287c:	b580      	push	{r7, lr}
 800287e:	ed2d 8b02 	vpush	{d8}
 8002882:	b094      	sub	sp, #80	@ 0x50
 8002884:	af00      	add	r7, sp, #0
 8002886:	ed87 0a01 	vstr	s0, [r7, #4]
    // ---  ---
    if (test_mode == true) {
 800288a:	4b78      	ldr	r3, [pc, #480]	@ (8002a6c <Robot_Loop+0x1f0>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d118      	bne.n	80028c4 <Robot_Loop+0x48>
        // 
        Motor_Update(&motor_joint_13pin);
 8002892:	4877      	ldr	r0, [pc, #476]	@ (8002a70 <Robot_Loop+0x1f4>)
 8002894:	f7ff fbe2 	bl	800205c <Motor_Update>
        Motor_Update(&motor_joint_8pin);
 8002898:	4876      	ldr	r0, [pc, #472]	@ (8002a74 <Robot_Loop+0x1f8>)
 800289a:	f7ff fbdf 	bl	800205c <Motor_Update>
        
        // 
        Motor_Start(&motor_joint_13pin);
 800289e:	4874      	ldr	r0, [pc, #464]	@ (8002a70 <Robot_Loop+0x1f4>)
 80028a0:	f7ff fce4 	bl	800226c <Motor_Start>
        Motor_Start(&motor_joint_8pin);
 80028a4:	4873      	ldr	r0, [pc, #460]	@ (8002a74 <Robot_Loop+0x1f8>)
 80028a6:	f7ff fce1 	bl	800226c <Motor_Start>
        
        //  PID 
        Motor_SetSpeed(&motor_joint_13pin, test_rpm_motor1);
 80028aa:	4b73      	ldr	r3, [pc, #460]	@ (8002a78 <Robot_Loop+0x1fc>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4619      	mov	r1, r3
 80028b0:	486f      	ldr	r0, [pc, #444]	@ (8002a70 <Robot_Loop+0x1f4>)
 80028b2:	f7ff fcbb 	bl	800222c <Motor_SetSpeed>
        Motor_SetSpeed(&motor_joint_8pin, test_rpm_motor2);
 80028b6:	4b71      	ldr	r3, [pc, #452]	@ (8002a7c <Robot_Loop+0x200>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4619      	mov	r1, r3
 80028bc:	486d      	ldr	r0, [pc, #436]	@ (8002a74 <Robot_Loop+0x1f8>)
 80028be:	f7ff fcb5 	bl	800222c <Motor_SetSpeed>
        
        return;  //  PID 
 80028c2:	e0ce      	b.n	8002a62 <Robot_Loop+0x1e6>
    }
    // ---  A:  (Feedback) ---
    //  Encoder
    Motor_Update(&motor_joint_13pin);
 80028c4:	486a      	ldr	r0, [pc, #424]	@ (8002a70 <Robot_Loop+0x1f4>)
 80028c6:	f7ff fbc9 	bl	800205c <Motor_Update>
    Motor_Update(&motor_joint_8pin);
 80028ca:	486a      	ldr	r0, [pc, #424]	@ (8002a74 <Robot_Loop+0x1f8>)
 80028cc:	f7ff fbc6 	bl	800205c <Motor_Update>

    //  (Degree)
    //  Offset
    // : float real_theta1 = Motor_GetAngle(&motor_joint_13pin) + JOINT1_OFFSET;
    float real_theta1 = Motor_GetAngle(&motor_joint_13pin);
 80028d0:	4867      	ldr	r0, [pc, #412]	@ (8002a70 <Robot_Loop+0x1f4>)
 80028d2:	f7ff fc67 	bl	80021a4 <Motor_GetAngle>
 80028d6:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    float real_theta2 = Motor_GetAngle(&motor_joint_8pin);
 80028da:	4866      	ldr	r0, [pc, #408]	@ (8002a74 <Robot_Loop+0x1f8>)
 80028dc:	f7ff fc62 	bl	80021a4 <Motor_GetAngle>
 80028e0:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40

    // ---  B:  (Setpoint) ---
    float target_angle1_deg = real_theta1; // 
 80028e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float target_angle2_deg = real_theta2;
 80028e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ea:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (ik_mode_enabled) {
 80028ec:	4b64      	ldr	r3, [pc, #400]	@ (8002a80 <Robot_Loop+0x204>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d027      	beq.n	8002944 <Robot_Loop+0xc8>
        //  (IK)
        MotorAngles solution = kinematics.solveIK({target_x, target_y});
 80028f4:	4b63      	ldr	r3, [pc, #396]	@ (8002a84 <Robot_Loop+0x208>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	623b      	str	r3, [r7, #32]
 80028fa:	4b63      	ldr	r3, [pc, #396]	@ (8002a88 <Robot_Loop+0x20c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002900:	f107 030c 	add.w	r3, r7, #12
 8002904:	ed97 7a08 	vldr	s14, [r7, #32]
 8002908:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800290c:	2201      	movs	r2, #1
 800290e:	eeb0 0a47 	vmov.f32	s0, s14
 8002912:	eef0 0a67 	vmov.f32	s1, s15
 8002916:	495d      	ldr	r1, [pc, #372]	@ (8002a8c <Robot_Loop+0x210>)
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe fb8b 	bl	8001034 <_ZN17FiveBarKinematics7solveIKE7Point2Di>

        if (solution.is_reachable) {
 800291e:	7d3b      	ldrb	r3, [r7, #20]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00f      	beq.n	8002944 <Robot_Loop+0xc8>
            // IK  Radian Degree  PID 
            target_angle1_deg = FiveBarKinematics::rad2deg(solution.theta1);
 8002924:	edd7 7a03 	vldr	s15, [r7, #12]
 8002928:	eeb0 0a67 	vmov.f32	s0, s15
 800292c:	f7ff fe5c 	bl	80025e8 <_ZN17FiveBarKinematics7rad2degEf>
 8002930:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
            target_angle2_deg = FiveBarKinematics::rad2deg(solution.theta2);
 8002934:	edd7 7a04 	vldr	s15, [r7, #16]
 8002938:	eeb0 0a67 	vmov.f32	s0, s15
 800293c:	f7ff fe54 	bl	80025e8 <_ZN17FiveBarKinematics7rad2degEf>
 8002940:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
        }
    }

    // ---  C:  (FK) ---
    // 
    Point2D current_pos = kinematics.solveFK(
 8002944:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002948:	f7ff fe3a 	bl	80025c0 <_ZN17FiveBarKinematics7deg2radEf>
 800294c:	eeb0 8a40 	vmov.f32	s16, s0
 8002950:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8002954:	f7ff fe34 	bl	80025c0 <_ZN17FiveBarKinematics7deg2radEf>
 8002958:	eef0 7a40 	vmov.f32	s15, s0
 800295c:	eef0 0a67 	vmov.f32	s1, s15
 8002960:	eeb0 0a48 	vmov.f32	s0, s16
 8002964:	4849      	ldr	r0, [pc, #292]	@ (8002a8c <Robot_Loop+0x210>)
 8002966:	f7fe fca9 	bl	80012bc <_ZN17FiveBarKinematics7solveFKEff>
 800296a:	eeb0 7a40 	vmov.f32	s14, s0
 800296e:	eef0 7a60 	vmov.f32	s15, s1
 8002972:	ed87 7a06 	vstr	s14, [r7, #24]
 8002976:	edc7 7a07 	vstr	s15, [r7, #28]
        FiveBarKinematics::deg2rad(real_theta1),
        FiveBarKinematics::deg2rad(real_theta2)
    );

    //  Y < 10mm ()
    if (current_pos.y < 10.0f && ik_mode_enabled) {
 800297a:	edd7 7a07 	vldr	s15, [r7, #28]
 800297e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298a:	d50a      	bpl.n	80029a2 <Robot_Loop+0x126>
 800298c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a80 <Robot_Loop+0x204>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d006      	beq.n	80029a2 <Robot_Loop+0x126>
        Motor_Stop(&motor_joint_13pin);
 8002994:	4836      	ldr	r0, [pc, #216]	@ (8002a70 <Robot_Loop+0x1f4>)
 8002996:	f7ff fc8a 	bl	80022ae <Motor_Stop>
        Motor_Stop(&motor_joint_8pin);
 800299a:	4836      	ldr	r0, [pc, #216]	@ (8002a74 <Robot_Loop+0x1f8>)
 800299c:	f7ff fc87 	bl	80022ae <Motor_Stop>
        return; //  PID 
 80029a0:	e05f      	b.n	8002a62 <Robot_Loop+0x1e6>
    }

    // ---  D:  (Trajectory Planning) ---
    // 
    traj_joint1.update(target_angle1_deg, dt_seconds);
 80029a2:	eddf 1a3b 	vldr	s3, [pc, #236]	@ 8002a90 <Robot_Loop+0x214>
 80029a6:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 8002a94 <Robot_Loop+0x218>
 80029aa:	edd7 0a01 	vldr	s1, [r7, #4]
 80029ae:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80029b2:	4839      	ldr	r0, [pc, #228]	@ (8002a98 <Robot_Loop+0x21c>)
 80029b4:	f7ff fe5c 	bl	8002670 <_ZN17TrajectoryPlanner6updateEffff>
    traj_joint2.update(target_angle2_deg, dt_seconds);
 80029b8:	eddf 1a35 	vldr	s3, [pc, #212]	@ 8002a90 <Robot_Loop+0x214>
 80029bc:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 8002a94 <Robot_Loop+0x218>
 80029c0:	edd7 0a01 	vldr	s1, [r7, #4]
 80029c4:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 80029c8:	4834      	ldr	r0, [pc, #208]	@ (8002a9c <Robot_Loop+0x220>)
 80029ca:	f7ff fe51 	bl	8002670 <_ZN17TrajectoryPlanner6updateEffff>
    
    float target_vel1 = traj_joint1.getVelocity();      // Deg/s
 80029ce:	4832      	ldr	r0, [pc, #200]	@ (8002a98 <Robot_Loop+0x21c>)
 80029d0:	f7ff fedc 	bl	800278c <_ZNK17TrajectoryPlanner11getVelocityEv>
 80029d4:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float target_acc1 = traj_joint1.getAcceleration(); // Deg/s
 80029d8:	482f      	ldr	r0, [pc, #188]	@ (8002a98 <Robot_Loop+0x21c>)
 80029da:	f7ff fee6 	bl	80027aa <_ZNK17TrajectoryPlanner15getAccelerationEv>
 80029de:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float target_vel2 = traj_joint2.getVelocity();
 80029e2:	482e      	ldr	r0, [pc, #184]	@ (8002a9c <Robot_Loop+0x220>)
 80029e4:	f7ff fed2 	bl	800278c <_ZNK17TrajectoryPlanner11getVelocityEv>
 80029e8:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float target_acc2 = traj_joint2.getAcceleration();
 80029ec:	482b      	ldr	r0, [pc, #172]	@ (8002a9c <Robot_Loop+0x220>)
 80029ee:	f7ff fedc 	bl	80027aa <_ZNK17TrajectoryPlanner15getAccelerationEv>
 80029f2:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // ---  E: PID  (Control with Feedforward) ---
    // 
    Motor_Start(&motor_joint_13pin);
 80029f6:	481e      	ldr	r0, [pc, #120]	@ (8002a70 <Robot_Loop+0x1f4>)
 80029f8:	f7ff fc38 	bl	800226c <Motor_Start>
    Motor_Start(&motor_joint_8pin);
 80029fc:	481d      	ldr	r0, [pc, #116]	@ (8002a74 <Robot_Loop+0x1f8>)
 80029fe:	f7ff fc35 	bl	800226c <Motor_Start>

    //  (RPM) - 
    // update(, , , , )
    float cmd_rpm1 = joint1_pid.update(target_angle1_deg, target_vel1, target_acc1, real_theta1, dt_seconds);
 8002a02:	ed97 2a01 	vldr	s4, [r7, #4]
 8002a06:	edd7 1a11 	vldr	s3, [r7, #68]	@ 0x44
 8002a0a:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8002a0e:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8002a12:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8002a16:	4822      	ldr	r0, [pc, #136]	@ (8002aa0 <Robot_Loop+0x224>)
 8002a18:	f7ff fd06 	bl	8002428 <_ZN18PositionController6updateEfffff>
 8002a1c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float cmd_rpm2 = joint2_pid.update(target_angle2_deg, target_vel2, target_acc2, real_theta2, dt_seconds);
 8002a20:	ed97 2a01 	vldr	s4, [r7, #4]
 8002a24:	edd7 1a10 	vldr	s3, [r7, #64]	@ 0x40
 8002a28:	ed97 1a0c 	vldr	s2, [r7, #48]	@ 0x30
 8002a2c:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8002a30:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 8002a34:	481b      	ldr	r0, [pc, #108]	@ (8002aa4 <Robot_Loop+0x228>)
 8002a36:	f7ff fcf7 	bl	8002428 <_ZN18PositionController6updateEfffff>
 8002a3a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

    // ---  F:  (Output) ---
    //  float RPM  int32 
    Motor_SetSpeed(&motor_joint_13pin, (int32_t)cmd_rpm1);
 8002a3e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a46:	ee17 1a90 	vmov	r1, s15
 8002a4a:	4809      	ldr	r0, [pc, #36]	@ (8002a70 <Robot_Loop+0x1f4>)
 8002a4c:	f7ff fbee 	bl	800222c <Motor_SetSpeed>
    Motor_SetSpeed(&motor_joint_8pin, (int32_t)cmd_rpm2);
 8002a50:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002a54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a58:	ee17 1a90 	vmov	r1, s15
 8002a5c:	4805      	ldr	r0, [pc, #20]	@ (8002a74 <Robot_Loop+0x1f8>)
 8002a5e:	f7ff fbe5 	bl	800222c <Motor_SetSpeed>
}
 8002a62:	3750      	adds	r7, #80	@ 0x50
 8002a64:	46bd      	mov	sp, r7
 8002a66:	ecbd 8b02 	vpop	{d8}
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20005999 	.word	0x20005999
 8002a70:	20005878 	.word	0x20005878
 8002a74:	200058d0 	.word	0x200058d0
 8002a78:	2000599c 	.word	0x2000599c
 8002a7c:	200059a0 	.word	0x200059a0
 8002a80:	20005998 	.word	0x20005998
 8002a84:	20005994 	.word	0x20005994
 8002a88:	20000014 	.word	0x20000014
 8002a8c:	20005928 	.word	0x20005928
 8002a90:	44e10000 	.word	0x44e10000
 8002a94:	43b40000 	.word	0x43b40000
 8002a98:	20005934 	.word	0x20005934
 8002a9c:	20005944 	.word	0x20005944
 8002aa0:	20005954 	.word	0x20005954
 8002aa4:	20005974 	.word	0x20005974

08002aa8 <_ZNSt5dequeI15TrajectoryPointSaIS0_EEC1Ev>:

      /**
       *  @brief  Creates a %deque with no elements.
       */
#if __cplusplus >= 201103L
      deque() = default;
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f827 	bl	8002b06 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EEC1Ev>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEEC1IS3_vEEv>:
      queue(const _Sequence& __c = _Sequence())
      : c(__c) { }
#else
      template<typename _Seq = _Sequence, typename _Requires = typename
	       enable_if<is_default_constructible<_Seq>::value>::type>
	queue()
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
	: c() { }
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4618      	mov	r0, r3
 8002ace:	2328      	movs	r3, #40	@ 0x28
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	f007 ff3a 	bl	800a94c <memset>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff ffe4 	bl	8002aa8 <_ZNSt5dequeI15TrajectoryPointSaIS0_EEC1Ev>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f978 	bl	8002dec <_ZNSt15__new_allocatorI15TrajectoryPointED1Ev>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EEC1Ev>:
      _Deque_base()
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 f850 	bl	8002bb6 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8002b16:	2100      	movs	r1, #0
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 f85d 	bl	8002bd8 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_initialize_mapEj>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4618      	mov	r0, r3
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d010      	beq.n	8002b5a <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8002b40:	3304      	adds	r3, #4
 8002b42:	461a      	mov	r2, r3
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f8aa 	bl	8002c9e <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	461a      	mov	r2, r3
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f8bd 	bl	8002cd4 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_deallocate_mapEPPS0_j>
    }
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ffc4 	bl	8002aea <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implD1Ev>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4618      	mov	r0, r3
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <_ZNSt5dequeI15TrajectoryPointSaIS0_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08a      	sub	sp, #40	@ 0x28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8002b74:	f107 0308 	add.w	r3, r7, #8
 8002b78:	6879      	ldr	r1, [r7, #4]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 f8cb 	bl	8002d16 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE5beginEv>
 8002b80:	f107 0318 	add.w	r3, r7, #24
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 f8d4 	bl	8002d34 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE3endEv>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 f8df 	bl	8002d52 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f107 0218 	add.w	r2, r7, #24
 8002b9a:	f107 0108 	add.w	r1, r7, #8
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f8fe 	bl	8002da0 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff ffbe 	bl	8002b28 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3728      	adds	r7, #40	@ 0x28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b084      	sub	sp, #16
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 f8f6 	bl	8002dba <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_Deque_impl_dataC1Ev>
	{ }
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8002bd8:	b590      	push	{r4, r7, lr}
 8002bda:	b089      	sub	sp, #36	@ 0x24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8002be2:	2010      	movs	r0, #16
 8002be4:	f7ff fd14 	bl	8002610 <_ZSt16__deque_buf_sizej>
 8002be8:	4602      	mov	r2, r0
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8002bf4:	2308      	movs	r3, #8
 8002bf6:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8002bfe:	f107 0210 	add.w	r2, r7, #16
 8002c02:	f107 030c 	add.w	r3, r7, #12
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f8fa 	bl	8002e02 <_ZSt3maxIjERKT_S2_S2_>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f904 	bl	8002e2a <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_allocate_mapEj>
 8002c22:	4602      	mov	r2, r0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	1acb      	subs	r3, r1, r3
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8002c38:	4413      	add	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4413      	add	r3, r2
 8002c44:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	69b9      	ldr	r1, [r7, #24]
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f90e 	bl	8002e6c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_>
      this->_M_impl._M_start._M_set_node(__nstart);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3308      	adds	r3, #8
 8002c54:	69b9      	ldr	r1, [r7, #24]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f923 	bl	8002ea2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f103 0218 	add.w	r2, r3, #24
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3b04      	subs	r3, #4
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f000 f91a 	bl	8002ea2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68da      	ldr	r2, [r3, #12]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8002c7a:	2010      	movs	r0, #16
 8002c7c:	f7ff fcc8 	bl	8002610 <_ZSt16__deque_buf_sizej>
 8002c80:	4602      	mov	r2, r0
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c88:	fb01 f202 	mul.w	r2, r1, r2
 8002c8c:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 8002c8e:	011b      	lsls	r3, r3, #4
 8002c90:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	619a      	str	r2, [r3, #24]
    }
 8002c96:	bf00      	nop
 8002c98:	3724      	adds	r7, #36	@ 0x24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd90      	pop	{r4, r7, pc}

08002c9e <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_>:
    _Deque_base<_Tp, _Alloc>::
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b086      	sub	sp, #24
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	e008      	b.n	8002cc2 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x24>
	_M_deallocate_node(*__n);
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 f90c 	bl	8002ed4 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE18_M_deallocate_nodeEPS0_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d3f2      	bcc.n	8002cb0 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x12>
    }
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_deallocate_mapEPPS0_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	68f9      	ldr	r1, [r7, #12]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 f90c 	bl	8002f04 <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	61bb      	str	r3, [r7, #24]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	69f9      	ldr	r1, [r7, #28]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f000 f95f 	bl	8002fc0 <_ZNSt15__new_allocatorIP15TrajectoryPointE10deallocateEPS1_j>
 8002d02:	bf00      	nop
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f000 f94e 	bl	8002faa <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>
      }
 8002d0e:	bf00      	nop
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE5beginEv>:
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
 8002d1e:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	3308      	adds	r3, #8
 8002d24:	4619      	mov	r1, r3
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f81e 	bl	8002d68 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE3endEv>:
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      end() _GLIBCXX_NOEXCEPT
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	3318      	adds	r3, #24
 8002d42:	4619      	mov	r1, r3
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f80f 	bl	8002d68 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	689a      	ldr	r2, [r3, #8]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	609a      	str	r2, [r3, #8]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	68da      	ldr	r2, [r3, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4618      	mov	r0, r3
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>:
	void
	_M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
	{ _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 8002da0:	b480      	push	{r7}
 8002da2:	b08d      	sub	sp, #52	@ 0x34
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 8002dae:	bf00      	nop
 8002db0:	3734      	adds	r7, #52	@ 0x34
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3308      	adds	r3, #8
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f8a9 	bl	8002f2a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3318      	adds	r3, #24
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 f8a4 	bl	8002f2a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>
	{ }
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <_ZNSt15__new_allocatorI15TrajectoryPointED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4618      	mov	r0, r3
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d201      	bcs.n	8002e1c <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	e000      	b.n	8002e1e <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8002e1c:	687b      	ldr	r3, [r7, #4]
    }
 8002e1e:	4618      	mov	r0, r3
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 8002e2a:	b590      	push	{r4, r7, lr}
 8002e2c:	b085      	sub	sp, #20
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8002e34:	f107 0308 	add.w	r3, r7, #8
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f862 	bl	8002f04 <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	60fb      	str	r3, [r7, #12]
      { return __a.allocate(__n); }
 8002e44:	f107 0308 	add.w	r3, r7, #8
 8002e48:	2200      	movs	r2, #0
 8002e4a:	68f9      	ldr	r1, [r7, #12]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f8c7 	bl	8002fe0 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv>
 8002e52:	4604      	mov	r4, r0
 8002e54:	bf00      	nop
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8002e56:	bf00      	nop
 8002e58:	f107 0308 	add.w	r3, r7, #8
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f000 f8a4 	bl	8002faa <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>
 8002e62:	4623      	mov	r3, r4
      }
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd90      	pop	{r4, r7, pc}

08002e6c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_>:
    _Deque_base<_Tp, _Alloc>::
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	e008      	b.n	8002e90 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_+0x24>
	    *__cur = this->_M_allocate_node();
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f86a 	bl	8002f58 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_allocate_nodeEv>
 8002e84:	4602      	mov	r2, r0
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	617b      	str	r3, [r7, #20]
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d3f2      	bcc.n	8002e7e <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_+0x12>
    }
 8002e98:	bf00      	nop
 8002e9a:	bf00      	nop
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8002ea2:	b590      	push	{r4, r7, lr}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
 8002eaa:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685c      	ldr	r4, [r3, #4]
 8002ebe:	f000 f861 	bl	8002f84 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E14_S_buffer_sizeEv>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	18e2      	adds	r2, r4, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	609a      	str	r2, [r3, #8]
      }
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd90      	pop	{r4, r7, pc}

08002ed4 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE18_M_deallocate_nodeEPS0_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8002ede:	687c      	ldr	r4, [r7, #4]
 8002ee0:	2010      	movs	r0, #16
 8002ee2:	f7ff fb95 	bl	8002610 <_ZSt16__deque_buf_sizej>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	617c      	str	r4, [r7, #20]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	60fa      	str	r2, [r7, #12]
      { __a.deallocate(__p, __n); }
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	6939      	ldr	r1, [r7, #16]
 8002ef4:	6978      	ldr	r0, [r7, #20]
 8002ef6:	f000 f89c 	bl	8003032 <_ZNSt15__new_allocatorI15TrajectoryPointE10deallocateEPS0_j>
 8002efa:	bf00      	nop
      }
 8002efc:	bf00      	nop
 8002efe:	371c      	adds	r7, #28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd90      	pop	{r4, r7, pc}

08002f04 <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 8002f0e:	6838      	ldr	r0, [r7, #0]
 8002f10:	f000 f840 	bl	8002f94 <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>
 8002f14:	4602      	mov	r2, r0
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	613a      	str	r2, [r7, #16]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	bf00      	nop
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	60da      	str	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8002f60:	687c      	ldr	r4, [r7, #4]
 8002f62:	2010      	movs	r0, #16
 8002f64:	f7ff fb54 	bl	8002610 <_ZSt16__deque_buf_sizej>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	60fc      	str	r4, [r7, #12]
 8002f6c:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8002f6e:	2200      	movs	r2, #0
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f000 f86d 	bl	8003052 <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	bf00      	nop
      }
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd90      	pop	{r4, r7, pc}

08002f84 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8002f88:	2010      	movs	r0, #16
 8002f8a:	f7ff fb41 	bl	8002610 <_ZSt16__deque_buf_sizej>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	4618      	mov	r0, r3
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>:
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <_ZNSt15__new_allocatorIP15TrajectoryPointE10deallocateEPS1_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	68b8      	ldr	r0, [r7, #8]
 8002fd4:	f006 f948 	bl	8009268 <_ZdlPvj>
      }
 8002fd8:	bf00      	nop
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002ff0:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	bf8c      	ite	hi
 8002ffa:	2301      	movhi	r3, #1
 8002ffc:	2300      	movls	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	bf14      	ite	ne
 8003004:	2301      	movne	r3, #1
 8003006:	2300      	moveq	r3, #0
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003014:	d301      	bcc.n	800301a <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003016:	f006 f93d 	bl	8009294 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800301a:	f006 f938 	bl	800928e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4618      	mov	r0, r3
 8003024:	f006 f922 	bl	800926c <_Znwj>
 8003028:	4603      	mov	r3, r0
      }
 800302a:	4618      	mov	r0, r3
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <_ZNSt15__new_allocatorI15TrajectoryPointE10deallocateEPS0_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	4619      	mov	r1, r3
 8003044:	68b8      	ldr	r0, [r7, #8]
 8003046:	f006 f90f 	bl	8009268 <_ZdlPvj>
      }
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8003062:	f06f 4278 	mvn.w	r2, #4160749568	@ 0xf8000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	4293      	cmp	r3, r2
 800306a:	bf8c      	ite	hi
 800306c:	2301      	movhi	r3, #1
 800306e:	2300      	movls	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	bf14      	ite	ne
 8003076:	2301      	movne	r3, #1
 8003078:	2300      	moveq	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d007      	beq.n	8003090 <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003086:	d301      	bcc.n	800308c <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003088:	f006 f904 	bl	8009294 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800308c:	f006 f8ff 	bl	800928e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	4618      	mov	r0, r3
 8003096:	f006 f8e9 	bl	800926c <_Znwj>
 800309a:	4603      	mov	r3, r0
      }
 800309c:	4618      	mov	r0, r3
 800309e:	3718      	adds	r7, #24
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <_Z41__static_initialization_and_destruction_0v>:
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
FiveBarKinematics kinematics(LINK_L1, LINK_L2, MOTOR_DIST_D);
 80030a8:	ed9f 1a18 	vldr	s2, [pc, #96]	@ 800310c <_Z41__static_initialization_and_destruction_0v+0x68>
 80030ac:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8003110 <_Z41__static_initialization_and_destruction_0v+0x6c>
 80030b0:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8003114 <_Z41__static_initialization_and_destruction_0v+0x70>
 80030b4:	4818      	ldr	r0, [pc, #96]	@ (8003118 <_Z41__static_initialization_and_destruction_0v+0x74>)
 80030b6:	f7ff fa69 	bl	800258c <_ZN17FiveBarKinematicsC1Efff>
TrajectoryPlanner traj_joint1;
 80030ba:	4818      	ldr	r0, [pc, #96]	@ (800311c <_Z41__static_initialization_and_destruction_0v+0x78>)
 80030bc:	f7ff fabd 	bl	800263a <_ZN17TrajectoryPlannerC1Ev>
TrajectoryPlanner traj_joint2;
 80030c0:	4817      	ldr	r0, [pc, #92]	@ (8003120 <_Z41__static_initialization_and_destruction_0v+0x7c>)
 80030c2:	f7ff faba 	bl	800263a <_ZN17TrajectoryPlannerC1Ev>
PositionController joint1_pid(5.0f, 0.1f, 0.0f, 1.0f, 0.1f, 3000.0f);
 80030c6:	eddf 2a17 	vldr	s5, [pc, #92]	@ 8003124 <_Z41__static_initialization_and_destruction_0v+0x80>
 80030ca:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 8003128 <_Z41__static_initialization_and_destruction_0v+0x84>
 80030ce:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 80030d2:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 800312c <_Z41__static_initialization_and_destruction_0v+0x88>
 80030d6:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8003128 <_Z41__static_initialization_and_destruction_0v+0x84>
 80030da:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80030de:	4814      	ldr	r0, [pc, #80]	@ (8003130 <_Z41__static_initialization_and_destruction_0v+0x8c>)
 80030e0:	f7ff f966 	bl	80023b0 <_ZN18PositionControllerC1Effffff>
PositionController joint2_pid(8.0f, 0.2f, 0.0f, 1.0f, 0.15f, 4000.0f);
 80030e4:	eddf 2a13 	vldr	s5, [pc, #76]	@ 8003134 <_Z41__static_initialization_and_destruction_0v+0x90>
 80030e8:	ed9f 2a13 	vldr	s4, [pc, #76]	@ 8003138 <_Z41__static_initialization_and_destruction_0v+0x94>
 80030ec:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 80030f0:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 800312c <_Z41__static_initialization_and_destruction_0v+0x88>
 80030f4:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800313c <_Z41__static_initialization_and_destruction_0v+0x98>
 80030f8:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 80030fc:	4810      	ldr	r0, [pc, #64]	@ (8003140 <_Z41__static_initialization_and_destruction_0v+0x9c>)
 80030fe:	f7ff f957 	bl	80023b0 <_ZN18PositionControllerC1Effffff>
std::queue<TrajectoryPoint> traj_buffer;
 8003102:	4810      	ldr	r0, [pc, #64]	@ (8003144 <_Z41__static_initialization_and_destruction_0v+0xa0>)
 8003104:	f7ff fcdd 	bl	8002ac2 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEEC1IS3_vEEv>
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}
 800310c:	42700000 	.word	0x42700000
 8003110:	43160000 	.word	0x43160000
 8003114:	42c80000 	.word	0x42c80000
 8003118:	20005928 	.word	0x20005928
 800311c:	20005934 	.word	0x20005934
 8003120:	20005944 	.word	0x20005944
 8003124:	453b8000 	.word	0x453b8000
 8003128:	3dcccccd 	.word	0x3dcccccd
 800312c:	00000000 	.word	0x00000000
 8003130:	20005954 	.word	0x20005954
 8003134:	457a0000 	.word	0x457a0000
 8003138:	3e19999a 	.word	0x3e19999a
 800313c:	3e4ccccd 	.word	0x3e4ccccd
 8003140:	20005974 	.word	0x20005974
 8003144:	200059a4 	.word	0x200059a4

08003148 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEED1Ev>:
    class queue
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fd0a 	bl	8002b6c <_ZNSt5dequeI15TrajectoryPointSaIS0_EED1Ev>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <_Z41__static_initialization_and_destruction_1v>:
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
std::queue<TrajectoryPoint> traj_buffer;
 8003168:	4802      	ldr	r0, [pc, #8]	@ (8003174 <_Z41__static_initialization_and_destruction_1v+0x10>)
 800316a:	f7ff ffed 	bl	8003148 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEED1Ev>
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	200059a4 	.word	0x200059a4

08003178 <_GLOBAL__sub_I_kinematics>:
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
 800317c:	f7ff ff92 	bl	80030a4 <_Z41__static_initialization_and_destruction_0v>
 8003180:	bd80      	pop	{r7, pc}

08003182 <_GLOBAL__sub_D_kinematics>:
 8003182:	b580      	push	{r7, lr}
 8003184:	af00      	add	r7, sp, #0
 8003186:	f7ff ffed 	bl	8003164 <_Z41__static_initialization_and_destruction_1v>
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003192:	2300      	movs	r3, #0
 8003194:	607b      	str	r3, [r7, #4]
 8003196:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <HAL_MspInit+0x54>)
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	4a11      	ldr	r2, [pc, #68]	@ (80031e0 <HAL_MspInit+0x54>)
 800319c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031a2:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <HAL_MspInit+0x54>)
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031aa:	607b      	str	r3, [r7, #4]
 80031ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	603b      	str	r3, [r7, #0]
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <HAL_MspInit+0x54>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	4a0a      	ldr	r2, [pc, #40]	@ (80031e0 <HAL_MspInit+0x54>)
 80031b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031be:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <HAL_MspInit+0x54>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031c6:	603b      	str	r3, [r7, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80031ca:	2200      	movs	r2, #0
 80031cc:	210f      	movs	r1, #15
 80031ce:	f06f 0001 	mvn.w	r0, #1
 80031d2:	f000 fbe3 	bl	800399c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031d6:	bf00      	nop
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	40023800 	.word	0x40023800

080031e4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	@ 0x30
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ec:	f107 031c 	add.w	r3, r7, #28
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a32      	ldr	r2, [pc, #200]	@ (80032cc <HAL_TIM_Encoder_MspInit+0xe8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d12d      	bne.n	8003262 <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
 800320a:	4b31      	ldr	r3, [pc, #196]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	4a30      	ldr	r2, [pc, #192]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003210:	f043 0301 	orr.w	r3, r3, #1
 8003214:	6453      	str	r3, [r2, #68]	@ 0x44
 8003216:	4b2e      	ldr	r3, [pc, #184]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	61bb      	str	r3, [r7, #24]
 8003220:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	4b2a      	ldr	r3, [pc, #168]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a29      	ldr	r2, [pc, #164]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	4b27      	ldr	r3, [pc, #156]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800323e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003244:	2302      	movs	r3, #2
 8003246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003248:	2300      	movs	r3, #0
 800324a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800324c:	2300      	movs	r3, #0
 800324e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003250:	2301      	movs	r3, #1
 8003252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003254:	f107 031c 	add.w	r3, r7, #28
 8003258:	4619      	mov	r1, r3
 800325a:	481e      	ldr	r0, [pc, #120]	@ (80032d4 <HAL_TIM_Encoder_MspInit+0xf0>)
 800325c:	f000 fbea 	bl	8003a34 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003260:	e030      	b.n	80032c4 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1c      	ldr	r2, [pc, #112]	@ (80032d8 <HAL_TIM_Encoder_MspInit+0xf4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d12b      	bne.n	80032c4 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800326c:	2300      	movs	r3, #0
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	4a16      	ldr	r2, [pc, #88]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003276:	f043 0304 	orr.w	r3, r3, #4
 800327a:	6413      	str	r3, [r2, #64]	@ 0x40
 800327c:	4b14      	ldr	r3, [pc, #80]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	613b      	str	r3, [r7, #16]
 8003286:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	4b10      	ldr	r3, [pc, #64]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 800328e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003290:	4a0f      	ldr	r2, [pc, #60]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 8003292:	f043 0302 	orr.w	r3, r3, #2
 8003296:	6313      	str	r3, [r2, #48]	@ 0x30
 8003298:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <HAL_TIM_Encoder_MspInit+0xec>)
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032a4:	23c0      	movs	r3, #192	@ 0xc0
 80032a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a8:	2302      	movs	r3, #2
 80032aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ac:	2300      	movs	r3, #0
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032b0:	2300      	movs	r3, #0
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032b4:	2302      	movs	r3, #2
 80032b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b8:	f107 031c 	add.w	r3, r7, #28
 80032bc:	4619      	mov	r1, r3
 80032be:	4807      	ldr	r0, [pc, #28]	@ (80032dc <HAL_TIM_Encoder_MspInit+0xf8>)
 80032c0:	f000 fbb8 	bl	8003a34 <HAL_GPIO_Init>
}
 80032c4:	bf00      	nop
 80032c6:	3730      	adds	r7, #48	@ 0x30
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40010000 	.word	0x40010000
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40020000 	.word	0x40020000
 80032d8:	40000800 	.word	0x40000800
 80032dc:	40020400 	.word	0x40020400

080032e0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f0:	d10e      	bne.n	8003310 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	4b13      	ldr	r3, [pc, #76]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	4a12      	ldr	r2, [pc, #72]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	6413      	str	r3, [r2, #64]	@ 0x40
 8003302:	4b10      	ldr	r3, [pc, #64]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800330e:	e012      	b.n	8003336 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a0c      	ldr	r2, [pc, #48]	@ (8003348 <HAL_TIM_PWM_MspInit+0x68>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d10d      	bne.n	8003336 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	4b09      	ldr	r3, [pc, #36]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003322:	4a08      	ldr	r2, [pc, #32]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 8003324:	f043 0302 	orr.w	r3, r3, #2
 8003328:	6413      	str	r3, [r2, #64]	@ 0x40
 800332a:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <HAL_TIM_PWM_MspInit+0x64>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	68bb      	ldr	r3, [r7, #8]
}
 8003336:	bf00      	nop
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	40023800 	.word	0x40023800
 8003348:	40000400 	.word	0x40000400

0800334c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b08a      	sub	sp, #40	@ 0x28
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003354:	f107 0314 	add.w	r3, r7, #20
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800336c:	d11e      	bne.n	80033ac <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	4b22      	ldr	r3, [pc, #136]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	6313      	str	r3, [r2, #48]	@ 0x30
 800337e:	4b1f      	ldr	r3, [pc, #124]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800338a:	2320      	movs	r3, #32
 800338c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338e:	2302      	movs	r3, #2
 8003390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003396:	2300      	movs	r3, #0
 8003398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800339a:	2301      	movs	r3, #1
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0314 	add.w	r3, r7, #20
 80033a2:	4619      	mov	r1, r3
 80033a4:	4816      	ldr	r0, [pc, #88]	@ (8003400 <HAL_TIM_MspPostInit+0xb4>)
 80033a6:	f000 fb45 	bl	8003a34 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80033aa:	e022      	b.n	80033f2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a14      	ldr	r2, [pc, #80]	@ (8003404 <HAL_TIM_MspPostInit+0xb8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d11d      	bne.n	80033f2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	4b10      	ldr	r3, [pc, #64]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	4a0f      	ldr	r2, [pc, #60]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c6:	4b0d      	ldr	r3, [pc, #52]	@ (80033fc <HAL_TIM_MspPostInit+0xb0>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	60fb      	str	r3, [r7, #12]
 80033d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033d2:	2340      	movs	r3, #64	@ 0x40
 80033d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d6:	2302      	movs	r3, #2
 80033d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033de:	2300      	movs	r3, #0
 80033e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033e2:	2302      	movs	r3, #2
 80033e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e6:	f107 0314 	add.w	r3, r7, #20
 80033ea:	4619      	mov	r1, r3
 80033ec:	4804      	ldr	r0, [pc, #16]	@ (8003400 <HAL_TIM_MspPostInit+0xb4>)
 80033ee:	f000 fb21 	bl	8003a34 <HAL_GPIO_Init>
}
 80033f2:	bf00      	nop
 80033f4:	3728      	adds	r7, #40	@ 0x28
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40023800 	.word	0x40023800
 8003400:	40020000 	.word	0x40020000
 8003404:	40000400 	.word	0x40000400

08003408 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08a      	sub	sp, #40	@ 0x28
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003410:	f107 0314 	add.w	r3, r7, #20
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	605a      	str	r2, [r3, #4]
 800341a:	609a      	str	r2, [r3, #8]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a19      	ldr	r2, [pc, #100]	@ (800348c <HAL_UART_MspInit+0x84>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d12b      	bne.n	8003482 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	613b      	str	r3, [r7, #16]
 800342e:	4b18      	ldr	r3, [pc, #96]	@ (8003490 <HAL_UART_MspInit+0x88>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	4a17      	ldr	r2, [pc, #92]	@ (8003490 <HAL_UART_MspInit+0x88>)
 8003434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003438:	6413      	str	r3, [r2, #64]	@ 0x40
 800343a:	4b15      	ldr	r3, [pc, #84]	@ (8003490 <HAL_UART_MspInit+0x88>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	4b11      	ldr	r3, [pc, #68]	@ (8003490 <HAL_UART_MspInit+0x88>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	4a10      	ldr	r2, [pc, #64]	@ (8003490 <HAL_UART_MspInit+0x88>)
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	6313      	str	r3, [r2, #48]	@ 0x30
 8003456:	4b0e      	ldr	r3, [pc, #56]	@ (8003490 <HAL_UART_MspInit+0x88>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003462:	230c      	movs	r3, #12
 8003464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003466:	2302      	movs	r3, #2
 8003468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346a:	2300      	movs	r3, #0
 800346c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800346e:	2303      	movs	r3, #3
 8003470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003472:	2307      	movs	r3, #7
 8003474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003476:	f107 0314 	add.w	r3, r7, #20
 800347a:	4619      	mov	r1, r3
 800347c:	4805      	ldr	r0, [pc, #20]	@ (8003494 <HAL_UART_MspInit+0x8c>)
 800347e:	f000 fad9 	bl	8003a34 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003482:	bf00      	nop
 8003484:	3728      	adds	r7, #40	@ 0x28
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40004400 	.word	0x40004400
 8003490:	40023800 	.word	0x40023800
 8003494:	40020000 	.word	0x40020000

08003498 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08e      	sub	sp, #56	@ 0x38
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	4b33      	ldr	r3, [pc, #204]	@ (800357c <HAL_InitTick+0xe4>)
 80034ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b0:	4a32      	ldr	r2, [pc, #200]	@ (800357c <HAL_InitTick+0xe4>)
 80034b2:	f043 0310 	orr.w	r3, r3, #16
 80034b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80034b8:	4b30      	ldr	r3, [pc, #192]	@ (800357c <HAL_InitTick+0xe4>)
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	f003 0310 	and.w	r3, r3, #16
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80034c4:	f107 0210 	add.w	r2, r7, #16
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	4611      	mov	r1, r2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fd78 	bl	8003fc4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80034d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d103      	bne.n	80034e6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80034de:	f000 fd49 	bl	8003f74 <HAL_RCC_GetPCLK1Freq>
 80034e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80034e4:	e004      	b.n	80034f0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80034e6:	f000 fd45 	bl	8003f74 <HAL_RCC_GetPCLK1Freq>
 80034ea:	4603      	mov	r3, r0
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80034f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f2:	4a23      	ldr	r2, [pc, #140]	@ (8003580 <HAL_InitTick+0xe8>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	0c9b      	lsrs	r3, r3, #18
 80034fa:	3b01      	subs	r3, #1
 80034fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80034fe:	4b21      	ldr	r3, [pc, #132]	@ (8003584 <HAL_InitTick+0xec>)
 8003500:	4a21      	ldr	r2, [pc, #132]	@ (8003588 <HAL_InitTick+0xf0>)
 8003502:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003504:	4b1f      	ldr	r3, [pc, #124]	@ (8003584 <HAL_InitTick+0xec>)
 8003506:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800350a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800350c:	4a1d      	ldr	r2, [pc, #116]	@ (8003584 <HAL_InitTick+0xec>)
 800350e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003510:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003512:	4b1c      	ldr	r3, [pc, #112]	@ (8003584 <HAL_InitTick+0xec>)
 8003514:	2200      	movs	r2, #0
 8003516:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003518:	4b1a      	ldr	r3, [pc, #104]	@ (8003584 <HAL_InitTick+0xec>)
 800351a:	2200      	movs	r2, #0
 800351c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800351e:	4b19      	ldr	r3, [pc, #100]	@ (8003584 <HAL_InitTick+0xec>)
 8003520:	2200      	movs	r2, #0
 8003522:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003524:	4817      	ldr	r0, [pc, #92]	@ (8003584 <HAL_InitTick+0xec>)
 8003526:	f001 fa4d 	bl	80049c4 <HAL_TIM_Base_Init>
 800352a:	4603      	mov	r3, r0
 800352c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003530:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003534:	2b00      	cmp	r3, #0
 8003536:	d11b      	bne.n	8003570 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003538:	4812      	ldr	r0, [pc, #72]	@ (8003584 <HAL_InitTick+0xec>)
 800353a:	f001 fa9d 	bl	8004a78 <HAL_TIM_Base_Start_IT>
 800353e:	4603      	mov	r3, r0
 8003540:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003544:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003548:	2b00      	cmp	r3, #0
 800354a:	d111      	bne.n	8003570 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800354c:	2036      	movs	r0, #54	@ 0x36
 800354e:	f000 fa41 	bl	80039d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2b0f      	cmp	r3, #15
 8003556:	d808      	bhi.n	800356a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003558:	2200      	movs	r2, #0
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	2036      	movs	r0, #54	@ 0x36
 800355e:	f000 fa1d 	bl	800399c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003562:	4a0a      	ldr	r2, [pc, #40]	@ (800358c <HAL_InitTick+0xf4>)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	e002      	b.n	8003570 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003570:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003574:	4618      	mov	r0, r3
 8003576:	3738      	adds	r7, #56	@ 0x38
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40023800 	.word	0x40023800
 8003580:	431bde83 	.word	0x431bde83
 8003584:	200059cc 	.word	0x200059cc
 8003588:	40001000 	.word	0x40001000
 800358c:	2000001c 	.word	0x2000001c

08003590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003594:	bf00      	nop
 8003596:	e7fd      	b.n	8003594 <NMI_Handler+0x4>

08003598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800359c:	bf00      	nop
 800359e:	e7fd      	b.n	800359c <HardFault_Handler+0x4>

080035a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035a4:	bf00      	nop
 80035a6:	e7fd      	b.n	80035a4 <MemManage_Handler+0x4>

080035a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035ac:	bf00      	nop
 80035ae:	e7fd      	b.n	80035ac <BusFault_Handler+0x4>

080035b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <UsageFault_Handler+0x4>

080035b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035bc:	bf00      	nop
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
	...

080035c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80035cc:	4802      	ldr	r0, [pc, #8]	@ (80035d8 <TIM6_DAC_IRQHandler+0x10>)
 80035ce:	f001 fd7f 	bl	80050d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	200059cc 	.word	0x200059cc

080035dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
  return 1;
 80035e0:	2301      	movs	r3, #1
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <_kill>:

int _kill(int pid, int sig)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035f6:	f007 fa4b 	bl	800aa90 <__errno>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2216      	movs	r2, #22
 80035fe:	601a      	str	r2, [r3, #0]
  return -1;
 8003600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <_exit>:

void _exit (int status)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003614:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ffe7 	bl	80035ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800361e:	bf00      	nop
 8003620:	e7fd      	b.n	800361e <_exit+0x12>

08003622 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b086      	sub	sp, #24
 8003626:	af00      	add	r7, sp, #0
 8003628:	60f8      	str	r0, [r7, #12]
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	e00a      	b.n	800364a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003634:	f3af 8000 	nop.w
 8003638:	4601      	mov	r1, r0
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	60ba      	str	r2, [r7, #8]
 8003640:	b2ca      	uxtb	r2, r1
 8003642:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	3301      	adds	r3, #1
 8003648:	617b      	str	r3, [r7, #20]
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	429a      	cmp	r2, r3
 8003650:	dbf0      	blt.n	8003634 <_read+0x12>
  }

  return len;
 8003652:	687b      	ldr	r3, [r7, #4]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3718      	adds	r7, #24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <_close>:
  }
  return len;
}

int _close(int file)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003664:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003668:	4618      	mov	r0, r3
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003684:	605a      	str	r2, [r3, #4]
  return 0;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <_isatty>:

int _isatty(int file)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800369c:	2301      	movs	r3, #1
}
 800369e:	4618      	mov	r0, r3
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036cc:	4a14      	ldr	r2, [pc, #80]	@ (8003720 <_sbrk+0x5c>)
 80036ce:	4b15      	ldr	r3, [pc, #84]	@ (8003724 <_sbrk+0x60>)
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036d8:	4b13      	ldr	r3, [pc, #76]	@ (8003728 <_sbrk+0x64>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d102      	bne.n	80036e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036e0:	4b11      	ldr	r3, [pc, #68]	@ (8003728 <_sbrk+0x64>)
 80036e2:	4a12      	ldr	r2, [pc, #72]	@ (800372c <_sbrk+0x68>)
 80036e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <_sbrk+0x64>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d207      	bcs.n	8003704 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036f4:	f007 f9cc 	bl	800aa90 <__errno>
 80036f8:	4603      	mov	r3, r0
 80036fa:	220c      	movs	r2, #12
 80036fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003702:	e009      	b.n	8003718 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003704:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <_sbrk+0x64>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800370a:	4b07      	ldr	r3, [pc, #28]	@ (8003728 <_sbrk+0x64>)
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4413      	add	r3, r2
 8003712:	4a05      	ldr	r2, [pc, #20]	@ (8003728 <_sbrk+0x64>)
 8003714:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003716:	68fb      	ldr	r3, [r7, #12]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	20020000 	.word	0x20020000
 8003724:	00000400 	.word	0x00000400
 8003728:	20005a14 	.word	0x20005a14
 800372c:	2000b6e0 	.word	0x2000b6e0

08003730 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003734:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <SystemInit+0x20>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373a:	4a05      	ldr	r2, [pc, #20]	@ (8003750 <SystemInit+0x20>)
 800373c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003740:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	e000ed00 	.word	0xe000ed00

08003754 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003754:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800378c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003758:	f7ff ffea 	bl	8003730 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800375c:	480c      	ldr	r0, [pc, #48]	@ (8003790 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800375e:	490d      	ldr	r1, [pc, #52]	@ (8003794 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003760:	4a0d      	ldr	r2, [pc, #52]	@ (8003798 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003764:	e002      	b.n	800376c <LoopCopyDataInit>

08003766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800376a:	3304      	adds	r3, #4

0800376c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800376c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800376e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003770:	d3f9      	bcc.n	8003766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003772:	4a0a      	ldr	r2, [pc, #40]	@ (800379c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003774:	4c0a      	ldr	r4, [pc, #40]	@ (80037a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003778:	e001      	b.n	800377e <LoopFillZerobss>

0800377a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800377a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800377c:	3204      	adds	r2, #4

0800377e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800377e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003780:	d3fb      	bcc.n	800377a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003782:	f007 f98b 	bl	800aa9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003786:	f7fd fedb 	bl	8001540 <main>
  bx  lr    
 800378a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800378c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003794:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8003798:	0800b8c0 	.word	0x0800b8c0
  ldr r2, =_sbss
 800379c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80037a0:	2000b6dc 	.word	0x2000b6dc

080037a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037a4:	e7fe      	b.n	80037a4 <ADC_IRQHandler>
	...

080037a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037ac:	4b0e      	ldr	r3, [pc, #56]	@ (80037e8 <HAL_Init+0x40>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a0d      	ldr	r2, [pc, #52]	@ (80037e8 <HAL_Init+0x40>)
 80037b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037b8:	4b0b      	ldr	r3, [pc, #44]	@ (80037e8 <HAL_Init+0x40>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a0a      	ldr	r2, [pc, #40]	@ (80037e8 <HAL_Init+0x40>)
 80037be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037c4:	4b08      	ldr	r3, [pc, #32]	@ (80037e8 <HAL_Init+0x40>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a07      	ldr	r2, [pc, #28]	@ (80037e8 <HAL_Init+0x40>)
 80037ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037d0:	2003      	movs	r0, #3
 80037d2:	f000 f8d8 	bl	8003986 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037d6:	200f      	movs	r0, #15
 80037d8:	f7ff fe5e 	bl	8003498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037dc:	f7ff fcd6 	bl	800318c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40023c00 	.word	0x40023c00

080037ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f0:	4b06      	ldr	r3, [pc, #24]	@ (800380c <HAL_IncTick+0x20>)
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	461a      	mov	r2, r3
 80037f6:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <HAL_IncTick+0x24>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4413      	add	r3, r2
 80037fc:	4a04      	ldr	r2, [pc, #16]	@ (8003810 <HAL_IncTick+0x24>)
 80037fe:	6013      	str	r3, [r2, #0]
}
 8003800:	bf00      	nop
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	20000020 	.word	0x20000020
 8003810:	20005a18 	.word	0x20005a18

08003814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return uwTick;
 8003818:	4b03      	ldr	r3, [pc, #12]	@ (8003828 <HAL_GetTick+0x14>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20005a18 	.word	0x20005a18

0800382c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800383c:	4b0c      	ldr	r3, [pc, #48]	@ (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003848:	4013      	ands	r3, r2
 800384a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003854:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800385c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800385e:	4a04      	ldr	r2, [pc, #16]	@ (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	60d3      	str	r3, [r2, #12]
}
 8003864:	bf00      	nop
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000ed00 	.word	0xe000ed00

08003874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003878:	4b04      	ldr	r3, [pc, #16]	@ (800388c <__NVIC_GetPriorityGrouping+0x18>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	0a1b      	lsrs	r3, r3, #8
 800387e:	f003 0307 	and.w	r3, r3, #7
}
 8003882:	4618      	mov	r0, r3
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000ed00 	.word	0xe000ed00

08003890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	db0b      	blt.n	80038ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	f003 021f 	and.w	r2, r3, #31
 80038a8:	4907      	ldr	r1, [pc, #28]	@ (80038c8 <__NVIC_EnableIRQ+0x38>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2001      	movs	r0, #1
 80038b2:	fa00 f202 	lsl.w	r2, r0, r2
 80038b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	e000e100 	.word	0xe000e100

080038cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	6039      	str	r1, [r7, #0]
 80038d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	db0a      	blt.n	80038f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	490c      	ldr	r1, [pc, #48]	@ (8003918 <__NVIC_SetPriority+0x4c>)
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	0112      	lsls	r2, r2, #4
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	440b      	add	r3, r1
 80038f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038f4:	e00a      	b.n	800390c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4908      	ldr	r1, [pc, #32]	@ (800391c <__NVIC_SetPriority+0x50>)
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	3b04      	subs	r3, #4
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	440b      	add	r3, r1
 800390a:	761a      	strb	r2, [r3, #24]
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000e100 	.word	0xe000e100
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003920:	b480      	push	{r7}
 8003922:	b089      	sub	sp, #36	@ 0x24
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f1c3 0307 	rsb	r3, r3, #7
 800393a:	2b04      	cmp	r3, #4
 800393c:	bf28      	it	cs
 800393e:	2304      	movcs	r3, #4
 8003940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3304      	adds	r3, #4
 8003946:	2b06      	cmp	r3, #6
 8003948:	d902      	bls.n	8003950 <NVIC_EncodePriority+0x30>
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3b03      	subs	r3, #3
 800394e:	e000      	b.n	8003952 <NVIC_EncodePriority+0x32>
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43da      	mvns	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	401a      	ands	r2, r3
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003968:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	43d9      	mvns	r1, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003978:	4313      	orrs	r3, r2
         );
}
 800397a:	4618      	mov	r0, r3
 800397c:	3724      	adds	r7, #36	@ 0x24
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ff4c 	bl	800382c <__NVIC_SetPriorityGrouping>
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039ae:	f7ff ff61 	bl	8003874 <__NVIC_GetPriorityGrouping>
 80039b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	68b9      	ldr	r1, [r7, #8]
 80039b8:	6978      	ldr	r0, [r7, #20]
 80039ba:	f7ff ffb1 	bl	8003920 <NVIC_EncodePriority>
 80039be:	4602      	mov	r2, r0
 80039c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039c4:	4611      	mov	r1, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff ff80 	bl	80038cc <__NVIC_SetPriority>
}
 80039cc:	bf00      	nop
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff ff54 	bl	8003890 <__NVIC_EnableIRQ>
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d004      	beq.n	8003a0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2280      	movs	r2, #128	@ 0x80
 8003a08:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e00c      	b.n	8003a28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2205      	movs	r2, #5
 8003a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0201 	bic.w	r2, r2, #1
 8003a24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b089      	sub	sp, #36	@ 0x24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
 8003a4e:	e165      	b.n	8003d1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a50:	2201      	movs	r2, #1
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4013      	ands	r3, r2
 8003a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	f040 8154 	bne.w	8003d16 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d005      	beq.n	8003a86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d130      	bne.n	8003ae8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	2203      	movs	r2, #3
 8003a92:	fa02 f303 	lsl.w	r3, r2, r3
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003abc:	2201      	movs	r2, #1
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	091b      	lsrs	r3, r3, #4
 8003ad2:	f003 0201 	and.w	r2, r3, #1
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 0303 	and.w	r3, r3, #3
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d017      	beq.n	8003b24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	2203      	movs	r2, #3
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	43db      	mvns	r3, r3
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d123      	bne.n	8003b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	08da      	lsrs	r2, r3, #3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3208      	adds	r2, #8
 8003b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	220f      	movs	r2, #15
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	4013      	ands	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	08da      	lsrs	r2, r3, #3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	3208      	adds	r2, #8
 8003b72:	69b9      	ldr	r1, [r7, #24]
 8003b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	2203      	movs	r2, #3
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 0203 	and.w	r2, r3, #3
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 80ae 	beq.w	8003d16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003d34 <HAL_GPIO_Init+0x300>)
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc2:	4a5c      	ldr	r2, [pc, #368]	@ (8003d34 <HAL_GPIO_Init+0x300>)
 8003bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bca:	4b5a      	ldr	r3, [pc, #360]	@ (8003d34 <HAL_GPIO_Init+0x300>)
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bd6:	4a58      	ldr	r2, [pc, #352]	@ (8003d38 <HAL_GPIO_Init+0x304>)
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	089b      	lsrs	r3, r3, #2
 8003bdc:	3302      	adds	r3, #2
 8003bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	220f      	movs	r2, #15
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a4f      	ldr	r2, [pc, #316]	@ (8003d3c <HAL_GPIO_Init+0x308>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d025      	beq.n	8003c4e <HAL_GPIO_Init+0x21a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a4e      	ldr	r2, [pc, #312]	@ (8003d40 <HAL_GPIO_Init+0x30c>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d01f      	beq.n	8003c4a <HAL_GPIO_Init+0x216>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a4d      	ldr	r2, [pc, #308]	@ (8003d44 <HAL_GPIO_Init+0x310>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d019      	beq.n	8003c46 <HAL_GPIO_Init+0x212>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a4c      	ldr	r2, [pc, #304]	@ (8003d48 <HAL_GPIO_Init+0x314>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d013      	beq.n	8003c42 <HAL_GPIO_Init+0x20e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8003d4c <HAL_GPIO_Init+0x318>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d00d      	beq.n	8003c3e <HAL_GPIO_Init+0x20a>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a4a      	ldr	r2, [pc, #296]	@ (8003d50 <HAL_GPIO_Init+0x31c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d007      	beq.n	8003c3a <HAL_GPIO_Init+0x206>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a49      	ldr	r2, [pc, #292]	@ (8003d54 <HAL_GPIO_Init+0x320>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d101      	bne.n	8003c36 <HAL_GPIO_Init+0x202>
 8003c32:	2306      	movs	r3, #6
 8003c34:	e00c      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c36:	2307      	movs	r3, #7
 8003c38:	e00a      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c3a:	2305      	movs	r3, #5
 8003c3c:	e008      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c3e:	2304      	movs	r3, #4
 8003c40:	e006      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c42:	2303      	movs	r3, #3
 8003c44:	e004      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e002      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <HAL_GPIO_Init+0x21c>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	69fa      	ldr	r2, [r7, #28]
 8003c52:	f002 0203 	and.w	r2, r2, #3
 8003c56:	0092      	lsls	r2, r2, #2
 8003c58:	4093      	lsls	r3, r2
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c60:	4935      	ldr	r1, [pc, #212]	@ (8003d38 <HAL_GPIO_Init+0x304>)
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3302      	adds	r3, #2
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	43db      	mvns	r3, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c92:	4a31      	ldr	r2, [pc, #196]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c98:	4b2f      	ldr	r3, [pc, #188]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cbc:	4a26      	ldr	r2, [pc, #152]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cc2:	4b25      	ldr	r3, [pc, #148]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d10:	4a11      	ldr	r2, [pc, #68]	@ (8003d58 <HAL_GPIO_Init+0x324>)
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	61fb      	str	r3, [r7, #28]
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	2b0f      	cmp	r3, #15
 8003d20:	f67f ae96 	bls.w	8003a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d24:	bf00      	nop
 8003d26:	bf00      	nop
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40013800 	.word	0x40013800
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	40020400 	.word	0x40020400
 8003d44:	40020800 	.word	0x40020800
 8003d48:	40020c00 	.word	0x40020c00
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	40021400 	.word	0x40021400
 8003d54:	40021800 	.word	0x40021800
 8003d58:	40013c00 	.word	0x40013c00

08003d5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	807b      	strh	r3, [r7, #2]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d6c:	787b      	ldrb	r3, [r7, #1]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d72:	887a      	ldrh	r2, [r7, #2]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d78:	e003      	b.n	8003d82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d7a:	887b      	ldrh	r3, [r7, #2]
 8003d7c:	041a      	lsls	r2, r3, #16
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	619a      	str	r2, [r3, #24]
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
	...

08003d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e0cc      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003da4:	4b68      	ldr	r3, [pc, #416]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 030f 	and.w	r3, r3, #15
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d90c      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	4b65      	ldr	r3, [pc, #404]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	b2d2      	uxtb	r2, r2
 8003db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dba:	4b63      	ldr	r3, [pc, #396]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 030f 	and.w	r3, r3, #15
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0b8      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d020      	beq.n	8003e1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de4:	4b59      	ldr	r3, [pc, #356]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	4a58      	ldr	r2, [pc, #352]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003dea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dfc:	4b53      	ldr	r3, [pc, #332]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4a52      	ldr	r2, [pc, #328]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e08:	4b50      	ldr	r3, [pc, #320]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	494d      	ldr	r1, [pc, #308]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d044      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2e:	4b47      	ldr	r3, [pc, #284]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d119      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e07f      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d003      	beq.n	8003e4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	d107      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d109      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e06f      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e067      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e6e:	4b37      	ldr	r3, [pc, #220]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f023 0203 	bic.w	r2, r3, #3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	4934      	ldr	r1, [pc, #208]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e80:	f7ff fcc8 	bl	8003814 <HAL_GetTick>
 8003e84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e86:	e00a      	b.n	8003e9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e88:	f7ff fcc4 	bl	8003814 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e04f      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9e:	4b2b      	ldr	r3, [pc, #172]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 020c 	and.w	r2, r3, #12
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d1eb      	bne.n	8003e88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b25      	ldr	r3, [pc, #148]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d20c      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b22      	ldr	r3, [pc, #136]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec0:	683a      	ldr	r2, [r7, #0]
 8003ec2:	b2d2      	uxtb	r2, r2
 8003ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec6:	4b20      	ldr	r3, [pc, #128]	@ (8003f48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e032      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee4:	4b19      	ldr	r3, [pc, #100]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4916      	ldr	r1, [pc, #88]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d009      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f02:	4b12      	ldr	r3, [pc, #72]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	490e      	ldr	r1, [pc, #56]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f16:	f000 f887 	bl	8004028 <HAL_RCC_GetSysClockFreq>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <HAL_RCC_ClockConfig+0x1bc>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	490a      	ldr	r1, [pc, #40]	@ (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003f28:	5ccb      	ldrb	r3, [r1, r3]
 8003f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2e:	4a09      	ldr	r2, [pc, #36]	@ (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f32:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <HAL_RCC_ClockConfig+0x1c8>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff faae 	bl	8003498 <HAL_InitTick>

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40023c00 	.word	0x40023c00
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	0800b454 	.word	0x0800b454
 8003f54:	20000018 	.word	0x20000018
 8003f58:	2000001c 	.word	0x2000001c

08003f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f60:	4b03      	ldr	r3, [pc, #12]	@ (8003f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	20000018 	.word	0x20000018

08003f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f78:	f7ff fff0 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b05      	ldr	r3, [pc, #20]	@ (8003f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	0a9b      	lsrs	r3, r3, #10
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	4903      	ldr	r1, [pc, #12]	@ (8003f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f8a:	5ccb      	ldrb	r3, [r1, r3]
 8003f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	0800b464 	.word	0x0800b464

08003f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fa0:	f7ff ffdc 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	0b5b      	lsrs	r3, r3, #13
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	4903      	ldr	r1, [pc, #12]	@ (8003fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fb2:	5ccb      	ldrb	r3, [r1, r3]
 8003fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	0800b464 	.word	0x0800b464

08003fc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003fd4:	4b12      	ldr	r3, [pc, #72]	@ (8004020 <HAL_RCC_GetClockConfig+0x5c>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 0203 	and.w	r2, r3, #3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8004020 <HAL_RCC_GetClockConfig+0x5c>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003fec:	4b0c      	ldr	r3, [pc, #48]	@ (8004020 <HAL_RCC_GetClockConfig+0x5c>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ff8:	4b09      	ldr	r3, [pc, #36]	@ (8004020 <HAL_RCC_GetClockConfig+0x5c>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	08db      	lsrs	r3, r3, #3
 8003ffe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004006:	4b07      	ldr	r3, [pc, #28]	@ (8004024 <HAL_RCC_GetClockConfig+0x60>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 020f 	and.w	r2, r3, #15
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	601a      	str	r2, [r3, #0]
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800
 8004024:	40023c00 	.word	0x40023c00

08004028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800402c:	b0ae      	sub	sp, #184	@ 0xb8
 800402e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004036:	2300      	movs	r3, #0
 8004038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800404e:	4bcb      	ldr	r3, [pc, #812]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b0c      	cmp	r3, #12
 8004058:	f200 8206 	bhi.w	8004468 <HAL_RCC_GetSysClockFreq+0x440>
 800405c:	a201      	add	r2, pc, #4	@ (adr r2, 8004064 <HAL_RCC_GetSysClockFreq+0x3c>)
 800405e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004062:	bf00      	nop
 8004064:	08004099 	.word	0x08004099
 8004068:	08004469 	.word	0x08004469
 800406c:	08004469 	.word	0x08004469
 8004070:	08004469 	.word	0x08004469
 8004074:	080040a1 	.word	0x080040a1
 8004078:	08004469 	.word	0x08004469
 800407c:	08004469 	.word	0x08004469
 8004080:	08004469 	.word	0x08004469
 8004084:	080040a9 	.word	0x080040a9
 8004088:	08004469 	.word	0x08004469
 800408c:	08004469 	.word	0x08004469
 8004090:	08004469 	.word	0x08004469
 8004094:	08004299 	.word	0x08004299
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004098:	4bb9      	ldr	r3, [pc, #740]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x358>)
 800409a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800409e:	e1e7      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040a0:	4bb8      	ldr	r3, [pc, #736]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x35c>)
 80040a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040a6:	e1e3      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040a8:	4bb4      	ldr	r3, [pc, #720]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040b4:	4bb1      	ldr	r3, [pc, #708]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d071      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040c0:	4bae      	ldr	r3, [pc, #696]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	099b      	lsrs	r3, r3, #6
 80040c6:	2200      	movs	r2, #0
 80040c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040cc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80040d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040dc:	2300      	movs	r3, #0
 80040de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80040e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80040e6:	4622      	mov	r2, r4
 80040e8:	462b      	mov	r3, r5
 80040ea:	f04f 0000 	mov.w	r0, #0
 80040ee:	f04f 0100 	mov.w	r1, #0
 80040f2:	0159      	lsls	r1, r3, #5
 80040f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040f8:	0150      	lsls	r0, r2, #5
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4621      	mov	r1, r4
 8004100:	1a51      	subs	r1, r2, r1
 8004102:	6439      	str	r1, [r7, #64]	@ 0x40
 8004104:	4629      	mov	r1, r5
 8004106:	eb63 0301 	sbc.w	r3, r3, r1
 800410a:	647b      	str	r3, [r7, #68]	@ 0x44
 800410c:	f04f 0200 	mov.w	r2, #0
 8004110:	f04f 0300 	mov.w	r3, #0
 8004114:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004118:	4649      	mov	r1, r9
 800411a:	018b      	lsls	r3, r1, #6
 800411c:	4641      	mov	r1, r8
 800411e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004122:	4641      	mov	r1, r8
 8004124:	018a      	lsls	r2, r1, #6
 8004126:	4641      	mov	r1, r8
 8004128:	1a51      	subs	r1, r2, r1
 800412a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800412c:	4649      	mov	r1, r9
 800412e:	eb63 0301 	sbc.w	r3, r3, r1
 8004132:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004140:	4649      	mov	r1, r9
 8004142:	00cb      	lsls	r3, r1, #3
 8004144:	4641      	mov	r1, r8
 8004146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800414a:	4641      	mov	r1, r8
 800414c:	00ca      	lsls	r2, r1, #3
 800414e:	4610      	mov	r0, r2
 8004150:	4619      	mov	r1, r3
 8004152:	4603      	mov	r3, r0
 8004154:	4622      	mov	r2, r4
 8004156:	189b      	adds	r3, r3, r2
 8004158:	633b      	str	r3, [r7, #48]	@ 0x30
 800415a:	462b      	mov	r3, r5
 800415c:	460a      	mov	r2, r1
 800415e:	eb42 0303 	adc.w	r3, r2, r3
 8004162:	637b      	str	r3, [r7, #52]	@ 0x34
 8004164:	f04f 0200 	mov.w	r2, #0
 8004168:	f04f 0300 	mov.w	r3, #0
 800416c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004170:	4629      	mov	r1, r5
 8004172:	024b      	lsls	r3, r1, #9
 8004174:	4621      	mov	r1, r4
 8004176:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800417a:	4621      	mov	r1, r4
 800417c:	024a      	lsls	r2, r1, #9
 800417e:	4610      	mov	r0, r2
 8004180:	4619      	mov	r1, r3
 8004182:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004186:	2200      	movs	r2, #0
 8004188:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800418c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004190:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004194:	f7fc fa32 	bl	80005fc <__aeabi_uldivmod>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4613      	mov	r3, r2
 800419e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041a2:	e067      	b.n	8004274 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a4:	4b75      	ldr	r3, [pc, #468]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	099b      	lsrs	r3, r3, #6
 80041aa:	2200      	movs	r2, #0
 80041ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041b0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80041b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041be:	2300      	movs	r3, #0
 80041c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041c2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80041c6:	4622      	mov	r2, r4
 80041c8:	462b      	mov	r3, r5
 80041ca:	f04f 0000 	mov.w	r0, #0
 80041ce:	f04f 0100 	mov.w	r1, #0
 80041d2:	0159      	lsls	r1, r3, #5
 80041d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041d8:	0150      	lsls	r0, r2, #5
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4621      	mov	r1, r4
 80041e0:	1a51      	subs	r1, r2, r1
 80041e2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80041e4:	4629      	mov	r1, r5
 80041e6:	eb63 0301 	sbc.w	r3, r3, r1
 80041ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ec:	f04f 0200 	mov.w	r2, #0
 80041f0:	f04f 0300 	mov.w	r3, #0
 80041f4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80041f8:	4649      	mov	r1, r9
 80041fa:	018b      	lsls	r3, r1, #6
 80041fc:	4641      	mov	r1, r8
 80041fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004202:	4641      	mov	r1, r8
 8004204:	018a      	lsls	r2, r1, #6
 8004206:	4641      	mov	r1, r8
 8004208:	ebb2 0a01 	subs.w	sl, r2, r1
 800420c:	4649      	mov	r1, r9
 800420e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004212:	f04f 0200 	mov.w	r2, #0
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800421e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004222:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004226:	4692      	mov	sl, r2
 8004228:	469b      	mov	fp, r3
 800422a:	4623      	mov	r3, r4
 800422c:	eb1a 0303 	adds.w	r3, sl, r3
 8004230:	623b      	str	r3, [r7, #32]
 8004232:	462b      	mov	r3, r5
 8004234:	eb4b 0303 	adc.w	r3, fp, r3
 8004238:	627b      	str	r3, [r7, #36]	@ 0x24
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	f04f 0300 	mov.w	r3, #0
 8004242:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004246:	4629      	mov	r1, r5
 8004248:	028b      	lsls	r3, r1, #10
 800424a:	4621      	mov	r1, r4
 800424c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004250:	4621      	mov	r1, r4
 8004252:	028a      	lsls	r2, r1, #10
 8004254:	4610      	mov	r0, r2
 8004256:	4619      	mov	r1, r3
 8004258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800425c:	2200      	movs	r2, #0
 800425e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004260:	677a      	str	r2, [r7, #116]	@ 0x74
 8004262:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004266:	f7fc f9c9 	bl	80005fc <__aeabi_uldivmod>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	4613      	mov	r3, r2
 8004270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004274:	4b41      	ldr	r3, [pc, #260]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	0c1b      	lsrs	r3, r3, #16
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	3301      	adds	r3, #1
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004286:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800428a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800428e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004292:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004296:	e0eb      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004298:	4b38      	ldr	r3, [pc, #224]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042a4:	4b35      	ldr	r3, [pc, #212]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d06b      	beq.n	8004388 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b0:	4b32      	ldr	r3, [pc, #200]	@ (800437c <HAL_RCC_GetSysClockFreq+0x354>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	099b      	lsrs	r3, r3, #6
 80042b6:	2200      	movs	r2, #0
 80042b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80042bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80042c4:	2300      	movs	r3, #0
 80042c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80042c8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80042cc:	4622      	mov	r2, r4
 80042ce:	462b      	mov	r3, r5
 80042d0:	f04f 0000 	mov.w	r0, #0
 80042d4:	f04f 0100 	mov.w	r1, #0
 80042d8:	0159      	lsls	r1, r3, #5
 80042da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042de:	0150      	lsls	r0, r2, #5
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4621      	mov	r1, r4
 80042e6:	1a51      	subs	r1, r2, r1
 80042e8:	61b9      	str	r1, [r7, #24]
 80042ea:	4629      	mov	r1, r5
 80042ec:	eb63 0301 	sbc.w	r3, r3, r1
 80042f0:	61fb      	str	r3, [r7, #28]
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80042fe:	4659      	mov	r1, fp
 8004300:	018b      	lsls	r3, r1, #6
 8004302:	4651      	mov	r1, sl
 8004304:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004308:	4651      	mov	r1, sl
 800430a:	018a      	lsls	r2, r1, #6
 800430c:	4651      	mov	r1, sl
 800430e:	ebb2 0801 	subs.w	r8, r2, r1
 8004312:	4659      	mov	r1, fp
 8004314:	eb63 0901 	sbc.w	r9, r3, r1
 8004318:	f04f 0200 	mov.w	r2, #0
 800431c:	f04f 0300 	mov.w	r3, #0
 8004320:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004324:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004328:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800432c:	4690      	mov	r8, r2
 800432e:	4699      	mov	r9, r3
 8004330:	4623      	mov	r3, r4
 8004332:	eb18 0303 	adds.w	r3, r8, r3
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	462b      	mov	r3, r5
 800433a:	eb49 0303 	adc.w	r3, r9, r3
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800434c:	4629      	mov	r1, r5
 800434e:	024b      	lsls	r3, r1, #9
 8004350:	4621      	mov	r1, r4
 8004352:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004356:	4621      	mov	r1, r4
 8004358:	024a      	lsls	r2, r1, #9
 800435a:	4610      	mov	r0, r2
 800435c:	4619      	mov	r1, r3
 800435e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004362:	2200      	movs	r2, #0
 8004364:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004366:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004368:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800436c:	f7fc f946 	bl	80005fc <__aeabi_uldivmod>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4613      	mov	r3, r2
 8004376:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800437a:	e065      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0x420>
 800437c:	40023800 	.word	0x40023800
 8004380:	00f42400 	.word	0x00f42400
 8004384:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004388:	4b3d      	ldr	r3, [pc, #244]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x458>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	099b      	lsrs	r3, r3, #6
 800438e:	2200      	movs	r2, #0
 8004390:	4618      	mov	r0, r3
 8004392:	4611      	mov	r1, r2
 8004394:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004398:	653b      	str	r3, [r7, #80]	@ 0x50
 800439a:	2300      	movs	r3, #0
 800439c:	657b      	str	r3, [r7, #84]	@ 0x54
 800439e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80043a2:	4642      	mov	r2, r8
 80043a4:	464b      	mov	r3, r9
 80043a6:	f04f 0000 	mov.w	r0, #0
 80043aa:	f04f 0100 	mov.w	r1, #0
 80043ae:	0159      	lsls	r1, r3, #5
 80043b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043b4:	0150      	lsls	r0, r2, #5
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4641      	mov	r1, r8
 80043bc:	1a51      	subs	r1, r2, r1
 80043be:	60b9      	str	r1, [r7, #8]
 80043c0:	4649      	mov	r1, r9
 80043c2:	eb63 0301 	sbc.w	r3, r3, r1
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	f04f 0200 	mov.w	r2, #0
 80043cc:	f04f 0300 	mov.w	r3, #0
 80043d0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80043d4:	4659      	mov	r1, fp
 80043d6:	018b      	lsls	r3, r1, #6
 80043d8:	4651      	mov	r1, sl
 80043da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043de:	4651      	mov	r1, sl
 80043e0:	018a      	lsls	r2, r1, #6
 80043e2:	4651      	mov	r1, sl
 80043e4:	1a54      	subs	r4, r2, r1
 80043e6:	4659      	mov	r1, fp
 80043e8:	eb63 0501 	sbc.w	r5, r3, r1
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	00eb      	lsls	r3, r5, #3
 80043f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043fa:	00e2      	lsls	r2, r4, #3
 80043fc:	4614      	mov	r4, r2
 80043fe:	461d      	mov	r5, r3
 8004400:	4643      	mov	r3, r8
 8004402:	18e3      	adds	r3, r4, r3
 8004404:	603b      	str	r3, [r7, #0]
 8004406:	464b      	mov	r3, r9
 8004408:	eb45 0303 	adc.w	r3, r5, r3
 800440c:	607b      	str	r3, [r7, #4]
 800440e:	f04f 0200 	mov.w	r2, #0
 8004412:	f04f 0300 	mov.w	r3, #0
 8004416:	e9d7 4500 	ldrd	r4, r5, [r7]
 800441a:	4629      	mov	r1, r5
 800441c:	028b      	lsls	r3, r1, #10
 800441e:	4621      	mov	r1, r4
 8004420:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004424:	4621      	mov	r1, r4
 8004426:	028a      	lsls	r2, r1, #10
 8004428:	4610      	mov	r0, r2
 800442a:	4619      	mov	r1, r3
 800442c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004430:	2200      	movs	r2, #0
 8004432:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004434:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004436:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800443a:	f7fc f8df 	bl	80005fc <__aeabi_uldivmod>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	4613      	mov	r3, r2
 8004444:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004448:	4b0d      	ldr	r3, [pc, #52]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x458>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	0f1b      	lsrs	r3, r3, #28
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800445a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800445e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004462:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004466:	e003      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <HAL_RCC_GetSysClockFreq+0x45c>)
 800446a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800446e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004470:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004474:	4618      	mov	r0, r3
 8004476:	37b8      	adds	r7, #184	@ 0xb8
 8004478:	46bd      	mov	sp, r7
 800447a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800447e:	bf00      	nop
 8004480:	40023800 	.word	0x40023800
 8004484:	00f42400 	.word	0x00f42400

08004488 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e28d      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 8083 	beq.w	80045ae <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044a8:	4b94      	ldr	r3, [pc, #592]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 030c 	and.w	r3, r3, #12
 80044b0:	2b04      	cmp	r3, #4
 80044b2:	d019      	beq.n	80044e8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044b4:	4b91      	ldr	r3, [pc, #580]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f003 030c 	and.w	r3, r3, #12
        || \
 80044bc:	2b08      	cmp	r3, #8
 80044be:	d106      	bne.n	80044ce <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044c0:	4b8e      	ldr	r3, [pc, #568]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044cc:	d00c      	beq.n	80044e8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ce:	4b8b      	ldr	r3, [pc, #556]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	d112      	bne.n	8004500 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044da:	4b88      	ldr	r3, [pc, #544]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044e6:	d10b      	bne.n	8004500 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044e8:	4b84      	ldr	r3, [pc, #528]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d05b      	beq.n	80045ac <HAL_RCC_OscConfig+0x124>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d157      	bne.n	80045ac <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e25a      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004508:	d106      	bne.n	8004518 <HAL_RCC_OscConfig+0x90>
 800450a:	4b7c      	ldr	r3, [pc, #496]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a7b      	ldr	r2, [pc, #492]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004514:	6013      	str	r3, [r2, #0]
 8004516:	e01d      	b.n	8004554 <HAL_RCC_OscConfig+0xcc>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004520:	d10c      	bne.n	800453c <HAL_RCC_OscConfig+0xb4>
 8004522:	4b76      	ldr	r3, [pc, #472]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a75      	ldr	r2, [pc, #468]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	4b73      	ldr	r3, [pc, #460]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a72      	ldr	r2, [pc, #456]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e00b      	b.n	8004554 <HAL_RCC_OscConfig+0xcc>
 800453c:	4b6f      	ldr	r3, [pc, #444]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a6e      	ldr	r2, [pc, #440]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004546:	6013      	str	r3, [r2, #0]
 8004548:	4b6c      	ldr	r3, [pc, #432]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a6b      	ldr	r2, [pc, #428]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800454e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d013      	beq.n	8004584 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455c:	f7ff f95a 	bl	8003814 <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004564:	f7ff f956 	bl	8003814 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b64      	cmp	r3, #100	@ 0x64
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e21f      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	4b61      	ldr	r3, [pc, #388]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d0f0      	beq.n	8004564 <HAL_RCC_OscConfig+0xdc>
 8004582:	e014      	b.n	80045ae <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004584:	f7ff f946 	bl	8003814 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800458c:	f7ff f942 	bl	8003814 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b64      	cmp	r3, #100	@ 0x64
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e20b      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459e:	4b57      	ldr	r3, [pc, #348]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1f0      	bne.n	800458c <HAL_RCC_OscConfig+0x104>
 80045aa:	e000      	b.n	80045ae <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d06f      	beq.n	800469a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045ba:	4b50      	ldr	r3, [pc, #320]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d017      	beq.n	80045f6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045c6:	4b4d      	ldr	r3, [pc, #308]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
        || \
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d105      	bne.n	80045de <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045d2:	4b4a      	ldr	r3, [pc, #296]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00b      	beq.n	80045f6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045de:	4b47      	ldr	r3, [pc, #284]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045e6:	2b0c      	cmp	r3, #12
 80045e8:	d11c      	bne.n	8004624 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ea:	4b44      	ldr	r3, [pc, #272]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d116      	bne.n	8004624 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f6:	4b41      	ldr	r3, [pc, #260]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d005      	beq.n	800460e <HAL_RCC_OscConfig+0x186>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d001      	beq.n	800460e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e1d3      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460e:	4b3b      	ldr	r3, [pc, #236]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4937      	ldr	r1, [pc, #220]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800461e:	4313      	orrs	r3, r2
 8004620:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	e03a      	b.n	800469a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d020      	beq.n	800466e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800462c:	4b34      	ldr	r3, [pc, #208]	@ (8004700 <HAL_RCC_OscConfig+0x278>)
 800462e:	2201      	movs	r2, #1
 8004630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004632:	f7ff f8ef 	bl	8003814 <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004638:	e008      	b.n	800464c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800463a:	f7ff f8eb 	bl	8003814 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b02      	cmp	r3, #2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e1b4      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464c:	4b2b      	ldr	r3, [pc, #172]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0f0      	beq.n	800463a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004658:	4b28      	ldr	r3, [pc, #160]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	4925      	ldr	r1, [pc, #148]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004668:	4313      	orrs	r3, r2
 800466a:	600b      	str	r3, [r1, #0]
 800466c:	e015      	b.n	800469a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800466e:	4b24      	ldr	r3, [pc, #144]	@ (8004700 <HAL_RCC_OscConfig+0x278>)
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004674:	f7ff f8ce 	bl	8003814 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800467c:	f7ff f8ca 	bl	8003814 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e193      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468e:	4b1b      	ldr	r3, [pc, #108]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0308 	and.w	r3, r3, #8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d036      	beq.n	8004714 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d016      	beq.n	80046dc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ae:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <HAL_RCC_OscConfig+0x27c>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b4:	f7ff f8ae 	bl	8003814 <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ba:	e008      	b.n	80046ce <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046bc:	f7ff f8aa 	bl	8003814 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e173      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ce:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80046d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0f0      	beq.n	80046bc <HAL_RCC_OscConfig+0x234>
 80046da:	e01b      	b.n	8004714 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046dc:	4b09      	ldr	r3, [pc, #36]	@ (8004704 <HAL_RCC_OscConfig+0x27c>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e2:	f7ff f897 	bl	8003814 <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e8:	e00e      	b.n	8004708 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ea:	f7ff f893 	bl	8003814 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d907      	bls.n	8004708 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e15c      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
 80046fc:	40023800 	.word	0x40023800
 8004700:	42470000 	.word	0x42470000
 8004704:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004708:	4b8a      	ldr	r3, [pc, #552]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800470a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1ea      	bne.n	80046ea <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0304 	and.w	r3, r3, #4
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 8097 	beq.w	8004850 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004722:	2300      	movs	r3, #0
 8004724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004726:	4b83      	ldr	r3, [pc, #524]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10f      	bne.n	8004752 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	4b7f      	ldr	r3, [pc, #508]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	4a7e      	ldr	r2, [pc, #504]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800473c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004740:	6413      	str	r3, [r2, #64]	@ 0x40
 8004742:	4b7c      	ldr	r3, [pc, #496]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800474e:	2301      	movs	r3, #1
 8004750:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004752:	4b79      	ldr	r3, [pc, #484]	@ (8004938 <HAL_RCC_OscConfig+0x4b0>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475a:	2b00      	cmp	r3, #0
 800475c:	d118      	bne.n	8004790 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800475e:	4b76      	ldr	r3, [pc, #472]	@ (8004938 <HAL_RCC_OscConfig+0x4b0>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a75      	ldr	r2, [pc, #468]	@ (8004938 <HAL_RCC_OscConfig+0x4b0>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476a:	f7ff f853 	bl	8003814 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004772:	f7ff f84f 	bl	8003814 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e118      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004784:	4b6c      	ldr	r3, [pc, #432]	@ (8004938 <HAL_RCC_OscConfig+0x4b0>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d106      	bne.n	80047a6 <HAL_RCC_OscConfig+0x31e>
 8004798:	4b66      	ldr	r3, [pc, #408]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479c:	4a65      	ldr	r2, [pc, #404]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800479e:	f043 0301 	orr.w	r3, r3, #1
 80047a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a4:	e01c      	b.n	80047e0 <HAL_RCC_OscConfig+0x358>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b05      	cmp	r3, #5
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCC_OscConfig+0x340>
 80047ae:	4b61      	ldr	r3, [pc, #388]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b2:	4a60      	ldr	r2, [pc, #384]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047b4:	f043 0304 	orr.w	r3, r3, #4
 80047b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ba:	4b5e      	ldr	r3, [pc, #376]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	4a5d      	ldr	r2, [pc, #372]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c6:	e00b      	b.n	80047e0 <HAL_RCC_OscConfig+0x358>
 80047c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047cc:	4a59      	ldr	r2, [pc, #356]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047ce:	f023 0301 	bic.w	r3, r3, #1
 80047d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d4:	4b57      	ldr	r3, [pc, #348]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d8:	4a56      	ldr	r2, [pc, #344]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80047da:	f023 0304 	bic.w	r3, r3, #4
 80047de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d015      	beq.n	8004814 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7ff f814 	bl	8003814 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ee:	e00a      	b.n	8004806 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f7ff f810 	bl	8003814 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fe:	4293      	cmp	r3, r2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0d7      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004806:	4b4b      	ldr	r3, [pc, #300]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0ee      	beq.n	80047f0 <HAL_RCC_OscConfig+0x368>
 8004812:	e014      	b.n	800483e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fe fffe 	bl	8003814 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800481a:	e00a      	b.n	8004832 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481c:	f7fe fffa 	bl	8003814 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0c1      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004832:	4b40      	ldr	r3, [pc, #256]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ee      	bne.n	800481c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800483e:	7dfb      	ldrb	r3, [r7, #23]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d105      	bne.n	8004850 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004844:	4b3b      	ldr	r3, [pc, #236]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004848:	4a3a      	ldr	r2, [pc, #232]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800484a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800484e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 80ad 	beq.w	80049b4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800485a:	4b36      	ldr	r3, [pc, #216]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	d060      	beq.n	8004928 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d145      	bne.n	80048fa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486e:	4b33      	ldr	r3, [pc, #204]	@ (800493c <HAL_RCC_OscConfig+0x4b4>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004874:	f7fe ffce 	bl	8003814 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487c:	f7fe ffca 	bl	8003814 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e093      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488e:	4b29      	ldr	r3, [pc, #164]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69da      	ldr	r2, [r3, #28]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	431a      	orrs	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	019b      	lsls	r3, r3, #6
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	085b      	lsrs	r3, r3, #1
 80048b2:	3b01      	subs	r3, #1
 80048b4:	041b      	lsls	r3, r3, #16
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048bc:	061b      	lsls	r3, r3, #24
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c4:	071b      	lsls	r3, r3, #28
 80048c6:	491b      	ldr	r1, [pc, #108]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048cc:	4b1b      	ldr	r3, [pc, #108]	@ (800493c <HAL_RCC_OscConfig+0x4b4>)
 80048ce:	2201      	movs	r2, #1
 80048d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d2:	f7fe ff9f 	bl	8003814 <HAL_GetTick>
 80048d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d8:	e008      	b.n	80048ec <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048da:	f7fe ff9b 	bl	8003814 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e064      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ec:	4b11      	ldr	r3, [pc, #68]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0f0      	beq.n	80048da <HAL_RCC_OscConfig+0x452>
 80048f8:	e05c      	b.n	80049b4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048fa:	4b10      	ldr	r3, [pc, #64]	@ (800493c <HAL_RCC_OscConfig+0x4b4>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fe ff88 	bl	8003814 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004908:	f7fe ff84 	bl	8003814 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e04d      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491a:	4b06      	ldr	r3, [pc, #24]	@ (8004934 <HAL_RCC_OscConfig+0x4ac>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x480>
 8004926:	e045      	b.n	80049b4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d107      	bne.n	8004940 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e040      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
 8004934:	40023800 	.word	0x40023800
 8004938:	40007000 	.word	0x40007000
 800493c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004940:	4b1f      	ldr	r3, [pc, #124]	@ (80049c0 <HAL_RCC_OscConfig+0x538>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d030      	beq.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004958:	429a      	cmp	r2, r3
 800495a:	d129      	bne.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004966:	429a      	cmp	r2, r3
 8004968:	d122      	bne.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004970:	4013      	ands	r3, r2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004976:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004978:	4293      	cmp	r3, r2
 800497a:	d119      	bne.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004986:	085b      	lsrs	r3, r3, #1
 8004988:	3b01      	subs	r3, #1
 800498a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800498c:	429a      	cmp	r2, r3
 800498e:	d10f      	bne.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d107      	bne.n	80049b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d001      	beq.n	80049b4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e000      	b.n	80049b6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40023800 	.word	0x40023800

080049c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e041      	b.n	8004a5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f839 	bl	8004a62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3304      	adds	r3, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	4610      	mov	r0, r2
 8004a04:	f000 fd3e 	bl	8005484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d001      	beq.n	8004a90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e04e      	b.n	8004b2e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68da      	ldr	r2, [r3, #12]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a23      	ldr	r2, [pc, #140]	@ (8004b3c <HAL_TIM_Base_Start_IT+0xc4>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d022      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aba:	d01d      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b40 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d018      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a1e      	ldr	r2, [pc, #120]	@ (8004b44 <HAL_TIM_Base_Start_IT+0xcc>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d013      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b48 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00e      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a1b      	ldr	r2, [pc, #108]	@ (8004b4c <HAL_TIM_Base_Start_IT+0xd4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d009      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a19      	ldr	r2, [pc, #100]	@ (8004b50 <HAL_TIM_Base_Start_IT+0xd8>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d004      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x80>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a18      	ldr	r2, [pc, #96]	@ (8004b54 <HAL_TIM_Base_Start_IT+0xdc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d111      	bne.n	8004b1c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2b06      	cmp	r3, #6
 8004b08:	d010      	beq.n	8004b2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1a:	e007      	b.n	8004b2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	40000400 	.word	0x40000400
 8004b44:	40000800 	.word	0x40000800
 8004b48:	40000c00 	.word	0x40000c00
 8004b4c:	40010400 	.word	0x40010400
 8004b50:	40014000 	.word	0x40014000
 8004b54:	40001800 	.word	0x40001800

08004b58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e041      	b.n	8004bee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7fe fbae 	bl	80032e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	3304      	adds	r3, #4
 8004b94:	4619      	mov	r1, r3
 8004b96:	4610      	mov	r0, r2
 8004b98:	f000 fc74 	bl	8005484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d109      	bne.n	8004c1c <HAL_TIM_PWM_Start+0x24>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	bf14      	ite	ne
 8004c14:	2301      	movne	r3, #1
 8004c16:	2300      	moveq	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	e022      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d109      	bne.n	8004c36 <HAL_TIM_PWM_Start+0x3e>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	bf14      	ite	ne
 8004c2e:	2301      	movne	r3, #1
 8004c30:	2300      	moveq	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	e015      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d109      	bne.n	8004c50 <HAL_TIM_PWM_Start+0x58>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	bf14      	ite	ne
 8004c48:	2301      	movne	r3, #1
 8004c4a:	2300      	moveq	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	e008      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e07c      	b.n	8004d64 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0x82>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c78:	e013      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0x92>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Start+0xa2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c98:	e003      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fe40 	bl	8005930 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8004d6c <HAL_TIM_PWM_Start+0x174>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d004      	beq.n	8004cc4 <HAL_TIM_PWM_Start+0xcc>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a2c      	ldr	r2, [pc, #176]	@ (8004d70 <HAL_TIM_PWM_Start+0x178>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d101      	bne.n	8004cc8 <HAL_TIM_PWM_Start+0xd0>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <HAL_TIM_PWM_Start+0xd2>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d007      	beq.n	8004cde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a22      	ldr	r2, [pc, #136]	@ (8004d6c <HAL_TIM_PWM_Start+0x174>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d022      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cf0:	d01d      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8004d74 <HAL_TIM_PWM_Start+0x17c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d018      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a1d      	ldr	r2, [pc, #116]	@ (8004d78 <HAL_TIM_PWM_Start+0x180>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d013      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8004d7c <HAL_TIM_PWM_Start+0x184>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00e      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a16      	ldr	r2, [pc, #88]	@ (8004d70 <HAL_TIM_PWM_Start+0x178>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d009      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a18      	ldr	r2, [pc, #96]	@ (8004d80 <HAL_TIM_PWM_Start+0x188>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d004      	beq.n	8004d2e <HAL_TIM_PWM_Start+0x136>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a16      	ldr	r2, [pc, #88]	@ (8004d84 <HAL_TIM_PWM_Start+0x18c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d111      	bne.n	8004d52 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2b06      	cmp	r3, #6
 8004d3e:	d010      	beq.n	8004d62 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d50:	e007      	b.n	8004d62 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f042 0201 	orr.w	r2, r2, #1
 8004d60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40010400 	.word	0x40010400
 8004d74:	40000400 	.word	0x40000400
 8004d78:	40000800 	.word	0x40000800
 8004d7c:	40000c00 	.word	0x40000c00
 8004d80:	40014000 	.word	0x40014000
 8004d84:	40001800 	.word	0x40001800

08004d88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2200      	movs	r2, #0
 8004d98:	6839      	ldr	r1, [r7, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 fdc8 	bl	8005930 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e60 <HAL_TIM_PWM_Stop+0xd8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d004      	beq.n	8004db4 <HAL_TIM_PWM_Stop+0x2c>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a2d      	ldr	r2, [pc, #180]	@ (8004e64 <HAL_TIM_PWM_Stop+0xdc>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d101      	bne.n	8004db8 <HAL_TIM_PWM_Stop+0x30>
 8004db4:	2301      	movs	r3, #1
 8004db6:	e000      	b.n	8004dba <HAL_TIM_PWM_Stop+0x32>
 8004db8:	2300      	movs	r3, #0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d017      	beq.n	8004dee <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6a1a      	ldr	r2, [r3, #32]
 8004dc4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004dc8:	4013      	ands	r3, r2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10f      	bne.n	8004dee <HAL_TIM_PWM_Stop+0x66>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6a1a      	ldr	r2, [r3, #32]
 8004dd4:	f240 4344 	movw	r3, #1092	@ 0x444
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d107      	bne.n	8004dee <HAL_TIM_PWM_Stop+0x66>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004dec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6a1a      	ldr	r2, [r3, #32]
 8004df4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10f      	bne.n	8004e1e <HAL_TIM_PWM_Stop+0x96>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6a1a      	ldr	r2, [r3, #32]
 8004e04:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e08:	4013      	ands	r3, r2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d107      	bne.n	8004e1e <HAL_TIM_PWM_Stop+0x96>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0201 	bic.w	r2, r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d104      	bne.n	8004e2e <HAL_TIM_PWM_Stop+0xa6>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e2c:	e013      	b.n	8004e56 <HAL_TIM_PWM_Stop+0xce>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b04      	cmp	r3, #4
 8004e32:	d104      	bne.n	8004e3e <HAL_TIM_PWM_Stop+0xb6>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e3c:	e00b      	b.n	8004e56 <HAL_TIM_PWM_Stop+0xce>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d104      	bne.n	8004e4e <HAL_TIM_PWM_Stop+0xc6>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e4c:	e003      	b.n	8004e56 <HAL_TIM_PWM_Stop+0xce>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40010000 	.word	0x40010000
 8004e64:	40010400 	.word	0x40010400

08004e68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e097      	b.n	8004fac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d106      	bne.n	8004e96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7fe f9a7 	bl	80031e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2202      	movs	r2, #2
 8004e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6812      	ldr	r2, [r2, #0]
 8004ea8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eac:	f023 0307 	bic.w	r3, r3, #7
 8004eb0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f000 fae1 	bl	8005484 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eea:	f023 0303 	bic.w	r3, r3, #3
 8004eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	021b      	lsls	r3, r3, #8
 8004efa:	4313      	orrs	r3, r2
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004f08:	f023 030c 	bic.w	r3, r3, #12
 8004f0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	021b      	lsls	r3, r3, #8
 8004f24:	4313      	orrs	r3, r2
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	011a      	lsls	r2, r3, #4
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	031b      	lsls	r3, r3, #12
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004f4e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3718      	adds	r7, #24
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fc4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004fcc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fd4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fdc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d110      	bne.n	8005006 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fe4:	7bfb      	ldrb	r3, [r7, #15]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d102      	bne.n	8004ff0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004fea:	7b7b      	ldrb	r3, [r7, #13]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d001      	beq.n	8004ff4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e069      	b.n	80050c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005004:	e031      	b.n	800506a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b04      	cmp	r3, #4
 800500a:	d110      	bne.n	800502e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800500c:	7bbb      	ldrb	r3, [r7, #14]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d102      	bne.n	8005018 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005012:	7b3b      	ldrb	r3, [r7, #12]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d001      	beq.n	800501c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e055      	b.n	80050c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800502c:	e01d      	b.n	800506a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d108      	bne.n	8005046 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005034:	7bbb      	ldrb	r3, [r7, #14]
 8005036:	2b01      	cmp	r3, #1
 8005038:	d105      	bne.n	8005046 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800503a:	7b7b      	ldrb	r3, [r7, #13]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d102      	bne.n	8005046 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005040:	7b3b      	ldrb	r3, [r7, #12]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d001      	beq.n	800504a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e03e      	b.n	80050c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2202      	movs	r2, #2
 800504e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2202      	movs	r2, #2
 8005056:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2202      	movs	r2, #2
 800505e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2202      	movs	r2, #2
 8005066:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <HAL_TIM_Encoder_Start+0xc4>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	2b04      	cmp	r3, #4
 8005074:	d008      	beq.n	8005088 <HAL_TIM_Encoder_Start+0xd4>
 8005076:	e00f      	b.n	8005098 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2201      	movs	r2, #1
 800507e:	2100      	movs	r1, #0
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fc55 	bl	8005930 <TIM_CCxChannelCmd>
      break;
 8005086:	e016      	b.n	80050b6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2201      	movs	r2, #1
 800508e:	2104      	movs	r1, #4
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fc4d 	bl	8005930 <TIM_CCxChannelCmd>
      break;
 8005096:	e00e      	b.n	80050b6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2201      	movs	r2, #1
 800509e:	2100      	movs	r1, #0
 80050a0:	4618      	mov	r0, r3
 80050a2:	f000 fc45 	bl	8005930 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2201      	movs	r2, #1
 80050ac:	2104      	movs	r1, #4
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 fc3e 	bl	8005930 <TIM_CCxChannelCmd>
      break;
 80050b4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0201 	orr.w	r2, r2, #1
 80050c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d020      	beq.n	8005134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01b      	beq.n	8005134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0202 	mvn.w	r2, #2
 8005104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f994 	bl	8005448 <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f986 	bl	8005434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f997 	bl	800545c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b00      	cmp	r3, #0
 800513c:	d020      	beq.n	8005180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0304 	and.w	r3, r3, #4
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01b      	beq.n	8005180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0204 	mvn.w	r2, #4
 8005150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2202      	movs	r2, #2
 8005156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f96e 	bl	8005448 <HAL_TIM_IC_CaptureCallback>
 800516c:	e005      	b.n	800517a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f960 	bl	8005434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f971 	bl	800545c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d020      	beq.n	80051cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0308 	and.w	r3, r3, #8
 8005190:	2b00      	cmp	r3, #0
 8005192:	d01b      	beq.n	80051cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0208 	mvn.w	r2, #8
 800519c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2204      	movs	r2, #4
 80051a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	69db      	ldr	r3, [r3, #28]
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f948 	bl	8005448 <HAL_TIM_IC_CaptureCallback>
 80051b8:	e005      	b.n	80051c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f93a 	bl	8005434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 f94b 	bl	800545c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0310 	and.w	r3, r3, #16
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d020      	beq.n	8005218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d01b      	beq.n	8005218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0210 	mvn.w	r2, #16
 80051e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2208      	movs	r2, #8
 80051ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f922 	bl	8005448 <HAL_TIM_IC_CaptureCallback>
 8005204:	e005      	b.n	8005212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f914 	bl	8005434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 f925 	bl	800545c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00c      	beq.n	800523c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d007      	beq.n	800523c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0201 	mvn.w	r2, #1
 8005234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7fc fc56 	bl	8001ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00c      	beq.n	8005260 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800524c:	2b00      	cmp	r3, #0
 800524e:	d007      	beq.n	8005260 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fc14 	bl	8005a88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00c      	beq.n	8005284 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005270:	2b00      	cmp	r3, #0
 8005272:	d007      	beq.n	8005284 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800527c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f8f6 	bl	8005470 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f003 0320 	and.w	r3, r3, #32
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00c      	beq.n	80052a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b00      	cmp	r3, #0
 8005296:	d007      	beq.n	80052a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0220 	mvn.w	r2, #32
 80052a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 fbe6 	bl	8005a74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a8:	bf00      	nop
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052bc:	2300      	movs	r3, #0
 80052be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052ca:	2302      	movs	r3, #2
 80052cc:	e0ae      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b0c      	cmp	r3, #12
 80052da:	f200 809f 	bhi.w	800541c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80052de:	a201      	add	r2, pc, #4	@ (adr r2, 80052e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e4:	08005319 	.word	0x08005319
 80052e8:	0800541d 	.word	0x0800541d
 80052ec:	0800541d 	.word	0x0800541d
 80052f0:	0800541d 	.word	0x0800541d
 80052f4:	08005359 	.word	0x08005359
 80052f8:	0800541d 	.word	0x0800541d
 80052fc:	0800541d 	.word	0x0800541d
 8005300:	0800541d 	.word	0x0800541d
 8005304:	0800539b 	.word	0x0800539b
 8005308:	0800541d 	.word	0x0800541d
 800530c:	0800541d 	.word	0x0800541d
 8005310:	0800541d 	.word	0x0800541d
 8005314:	080053db 	.word	0x080053db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68b9      	ldr	r1, [r7, #8]
 800531e:	4618      	mov	r0, r3
 8005320:	f000 f956 	bl	80055d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699a      	ldr	r2, [r3, #24]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0208 	orr.w	r2, r2, #8
 8005332:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	699a      	ldr	r2, [r3, #24]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 0204 	bic.w	r2, r2, #4
 8005342:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6999      	ldr	r1, [r3, #24]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	691a      	ldr	r2, [r3, #16]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	619a      	str	r2, [r3, #24]
      break;
 8005356:	e064      	b.n	8005422 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68b9      	ldr	r1, [r7, #8]
 800535e:	4618      	mov	r0, r3
 8005360:	f000 f9a6 	bl	80056b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699a      	ldr	r2, [r3, #24]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005372:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005382:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6999      	ldr	r1, [r3, #24]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	021a      	lsls	r2, r3, #8
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	619a      	str	r2, [r3, #24]
      break;
 8005398:	e043      	b.n	8005422 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68b9      	ldr	r1, [r7, #8]
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 f9fb 	bl	800579c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f042 0208 	orr.w	r2, r2, #8
 80053b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69da      	ldr	r2, [r3, #28]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0204 	bic.w	r2, r2, #4
 80053c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69d9      	ldr	r1, [r3, #28]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	691a      	ldr	r2, [r3, #16]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	61da      	str	r2, [r3, #28]
      break;
 80053d8:	e023      	b.n	8005422 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fa4f 	bl	8005884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69da      	ldr	r2, [r3, #28]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69da      	ldr	r2, [r3, #28]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005404:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69d9      	ldr	r1, [r3, #28]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	021a      	lsls	r2, r3, #8
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	61da      	str	r2, [r3, #28]
      break;
 800541a:	e002      	b.n	8005422 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	75fb      	strb	r3, [r7, #23]
      break;
 8005420:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800542a:	7dfb      	ldrb	r3, [r7, #23]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005478:	bf00      	nop
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a43      	ldr	r2, [pc, #268]	@ (80055a4 <TIM_Base_SetConfig+0x120>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d013      	beq.n	80054c4 <TIM_Base_SetConfig+0x40>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054a2:	d00f      	beq.n	80054c4 <TIM_Base_SetConfig+0x40>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a40      	ldr	r2, [pc, #256]	@ (80055a8 <TIM_Base_SetConfig+0x124>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d00b      	beq.n	80054c4 <TIM_Base_SetConfig+0x40>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a3f      	ldr	r2, [pc, #252]	@ (80055ac <TIM_Base_SetConfig+0x128>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d007      	beq.n	80054c4 <TIM_Base_SetConfig+0x40>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a3e      	ldr	r2, [pc, #248]	@ (80055b0 <TIM_Base_SetConfig+0x12c>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d003      	beq.n	80054c4 <TIM_Base_SetConfig+0x40>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a3d      	ldr	r2, [pc, #244]	@ (80055b4 <TIM_Base_SetConfig+0x130>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d108      	bne.n	80054d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a32      	ldr	r2, [pc, #200]	@ (80055a4 <TIM_Base_SetConfig+0x120>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d02b      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e4:	d027      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a2f      	ldr	r2, [pc, #188]	@ (80055a8 <TIM_Base_SetConfig+0x124>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d023      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a2e      	ldr	r2, [pc, #184]	@ (80055ac <TIM_Base_SetConfig+0x128>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01f      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a2d      	ldr	r2, [pc, #180]	@ (80055b0 <TIM_Base_SetConfig+0x12c>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d01b      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a2c      	ldr	r2, [pc, #176]	@ (80055b4 <TIM_Base_SetConfig+0x130>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d017      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a2b      	ldr	r2, [pc, #172]	@ (80055b8 <TIM_Base_SetConfig+0x134>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d013      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a2a      	ldr	r2, [pc, #168]	@ (80055bc <TIM_Base_SetConfig+0x138>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d00f      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a29      	ldr	r2, [pc, #164]	@ (80055c0 <TIM_Base_SetConfig+0x13c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d00b      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a28      	ldr	r2, [pc, #160]	@ (80055c4 <TIM_Base_SetConfig+0x140>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d007      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a27      	ldr	r2, [pc, #156]	@ (80055c8 <TIM_Base_SetConfig+0x144>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d003      	beq.n	8005536 <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a26      	ldr	r2, [pc, #152]	@ (80055cc <TIM_Base_SetConfig+0x148>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d108      	bne.n	8005548 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800553c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a0e      	ldr	r2, [pc, #56]	@ (80055a4 <TIM_Base_SetConfig+0x120>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d003      	beq.n	8005576 <TIM_Base_SetConfig+0xf2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a10      	ldr	r2, [pc, #64]	@ (80055b4 <TIM_Base_SetConfig+0x130>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d103      	bne.n	800557e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f043 0204 	orr.w	r2, r3, #4
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	601a      	str	r2, [r3, #0]
}
 8005596:	bf00      	nop
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	40010000 	.word	0x40010000
 80055a8:	40000400 	.word	0x40000400
 80055ac:	40000800 	.word	0x40000800
 80055b0:	40000c00 	.word	0x40000c00
 80055b4:	40010400 	.word	0x40010400
 80055b8:	40014000 	.word	0x40014000
 80055bc:	40014400 	.word	0x40014400
 80055c0:	40014800 	.word	0x40014800
 80055c4:	40001800 	.word	0x40001800
 80055c8:	40001c00 	.word	0x40001c00
 80055cc:	40002000 	.word	0x40002000

080055d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	f023 0201 	bic.w	r2, r3, #1
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0303 	bic.w	r3, r3, #3
 8005606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f023 0302 	bic.w	r3, r3, #2
 8005618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a20      	ldr	r2, [pc, #128]	@ (80056a8 <TIM_OC1_SetConfig+0xd8>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_OC1_SetConfig+0x64>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a1f      	ldr	r2, [pc, #124]	@ (80056ac <TIM_OC1_SetConfig+0xdc>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d10c      	bne.n	800564e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f023 0308 	bic.w	r3, r3, #8
 800563a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	4313      	orrs	r3, r2
 8005644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f023 0304 	bic.w	r3, r3, #4
 800564c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a15      	ldr	r2, [pc, #84]	@ (80056a8 <TIM_OC1_SetConfig+0xd8>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d003      	beq.n	800565e <TIM_OC1_SetConfig+0x8e>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a14      	ldr	r2, [pc, #80]	@ (80056ac <TIM_OC1_SetConfig+0xdc>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d111      	bne.n	8005682 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800566c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	4313      	orrs	r3, r2
 8005676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	4313      	orrs	r3, r2
 8005680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	621a      	str	r2, [r3, #32]
}
 800569c:	bf00      	nop
 800569e:	371c      	adds	r7, #28
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr
 80056a8:	40010000 	.word	0x40010000
 80056ac:	40010400 	.word	0x40010400

080056b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f023 0210 	bic.w	r2, r3, #16
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	021b      	lsls	r3, r3, #8
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 0320 	bic.w	r3, r3, #32
 80056fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a22      	ldr	r2, [pc, #136]	@ (8005794 <TIM_OC2_SetConfig+0xe4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <TIM_OC2_SetConfig+0x68>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a21      	ldr	r2, [pc, #132]	@ (8005798 <TIM_OC2_SetConfig+0xe8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d10d      	bne.n	8005734 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800571e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	011b      	lsls	r3, r3, #4
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005732:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a17      	ldr	r2, [pc, #92]	@ (8005794 <TIM_OC2_SetConfig+0xe4>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d003      	beq.n	8005744 <TIM_OC2_SetConfig+0x94>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a16      	ldr	r2, [pc, #88]	@ (8005798 <TIM_OC2_SetConfig+0xe8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d113      	bne.n	800576c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800574a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	621a      	str	r2, [r3, #32]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	40010000 	.word	0x40010000
 8005798:	40010400 	.word	0x40010400

0800579c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0303 	bic.w	r3, r3, #3
 80057d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a21      	ldr	r2, [pc, #132]	@ (800587c <TIM_OC3_SetConfig+0xe0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d003      	beq.n	8005802 <TIM_OC3_SetConfig+0x66>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a20      	ldr	r2, [pc, #128]	@ (8005880 <TIM_OC3_SetConfig+0xe4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10d      	bne.n	800581e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	021b      	lsls	r3, r3, #8
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800581c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a16      	ldr	r2, [pc, #88]	@ (800587c <TIM_OC3_SetConfig+0xe0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d003      	beq.n	800582e <TIM_OC3_SetConfig+0x92>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a15      	ldr	r2, [pc, #84]	@ (8005880 <TIM_OC3_SetConfig+0xe4>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d113      	bne.n	8005856 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005834:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800583c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	011b      	lsls	r3, r3, #4
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	621a      	str	r2, [r3, #32]
}
 8005870:	bf00      	nop
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	40010000 	.word	0x40010000
 8005880:	40010400 	.word	0x40010400

08005884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	031b      	lsls	r3, r3, #12
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a12      	ldr	r2, [pc, #72]	@ (8005928 <TIM_OC4_SetConfig+0xa4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_OC4_SetConfig+0x68>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a11      	ldr	r2, [pc, #68]	@ (800592c <TIM_OC4_SetConfig+0xa8>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d109      	bne.n	8005900 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	019b      	lsls	r3, r3, #6
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40010400 	.word	0x40010400

08005930 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 031f 	and.w	r3, r3, #31
 8005942:	2201      	movs	r2, #1
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a1a      	ldr	r2, [r3, #32]
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	43db      	mvns	r3, r3
 8005952:	401a      	ands	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6a1a      	ldr	r2, [r3, #32]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	f003 031f 	and.w	r3, r3, #31
 8005962:	6879      	ldr	r1, [r7, #4]
 8005964:	fa01 f303 	lsl.w	r3, r1, r3
 8005968:	431a      	orrs	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	bf00      	nop
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800598c:	2b01      	cmp	r3, #1
 800598e:	d101      	bne.n	8005994 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005990:	2302      	movs	r3, #2
 8005992:	e05a      	b.n	8005a4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a21      	ldr	r2, [pc, #132]	@ (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d022      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e0:	d01d      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d018      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d013      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005a64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00e      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a18      	ldr	r2, [pc, #96]	@ (8005a68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d009      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a17      	ldr	r2, [pc, #92]	@ (8005a6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d004      	beq.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a15      	ldr	r2, [pc, #84]	@ (8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d10c      	bne.n	8005a38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40010000 	.word	0x40010000
 8005a5c:	40000400 	.word	0x40000400
 8005a60:	40000800 	.word	0x40000800
 8005a64:	40000c00 	.word	0x40000c00
 8005a68:	40010400 	.word	0x40010400
 8005a6c:	40014000 	.word	0x40014000
 8005a70:	40001800 	.word	0x40001800

08005a74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e042      	b.n	8005b34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fd fca0 	bl	8003408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2224      	movs	r2, #36	@ 0x24
 8005acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 fb85 	bl	80061f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691a      	ldr	r2, [r3, #16]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	695a      	ldr	r2, [r3, #20]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08a      	sub	sp, #40	@ 0x28
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	d175      	bne.n	8005c48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <HAL_UART_Transmit+0x2c>
 8005b62:	88fb      	ldrh	r3, [r7, #6]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e06e      	b.n	8005c4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2221      	movs	r2, #33	@ 0x21
 8005b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b7a:	f7fd fe4b 	bl	8003814 <HAL_GetTick>
 8005b7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	88fa      	ldrh	r2, [r7, #6]
 8005b84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	88fa      	ldrh	r2, [r7, #6]
 8005b8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b94:	d108      	bne.n	8005ba8 <HAL_UART_Transmit+0x6c>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d104      	bne.n	8005ba8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	61bb      	str	r3, [r7, #24]
 8005ba6:	e003      	b.n	8005bb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bb0:	e02e      	b.n	8005c10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2180      	movs	r1, #128	@ 0x80
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 f9c1 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d005      	beq.n	8005bd4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e03a      	b.n	8005c4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10b      	bne.n	8005bf2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	3302      	adds	r3, #2
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	e007      	b.n	8005c02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	781a      	ldrb	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1cb      	bne.n	8005bb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	9300      	str	r3, [sp, #0]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2200      	movs	r2, #0
 8005c22:	2140      	movs	r1, #64	@ 0x40
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f98d 	bl	8005f44 <UART_WaitOnFlagUntilTimeout>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d005      	beq.n	8005c3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e006      	b.n	8005c4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c44:	2300      	movs	r3, #0
 8005c46:	e000      	b.n	8005c4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c48:	2302      	movs	r3, #2
  }
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3720      	adds	r7, #32
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b085      	sub	sp, #20
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b20      	cmp	r3, #32
 8005c6a:	d121      	bne.n	8005cb0 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d002      	beq.n	8005c78 <HAL_UART_Transmit_IT+0x26>
 8005c72:	88fb      	ldrh	r3, [r7, #6]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e01a      	b.n	8005cb2 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	68ba      	ldr	r2, [r7, #8]
 8005c80:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	88fa      	ldrh	r2, [r7, #6]
 8005c86:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	88fa      	ldrh	r2, [r7, #6]
 8005c8c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2221      	movs	r2, #33	@ 0x21
 8005c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005caa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005cac:	2300      	movs	r3, #0
 8005cae:	e000      	b.n	8005cb2 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005cb0:	2302      	movs	r3, #2
  }
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	60f8      	str	r0, [r7, #12]
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	d112      	bne.n	8005cfe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d002      	beq.n	8005ce4 <HAL_UART_Receive_IT+0x26>
 8005cde:	88fb      	ldrh	r3, [r7, #6]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e00b      	b.n	8005d00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005cee:	88fb      	ldrh	r3, [r7, #6]
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	68b9      	ldr	r1, [r7, #8]
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 f97e 	bl	8005ff6 <UART_Start_Receive_IT>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	e000      	b.n	8005d00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005cfe:	2302      	movs	r3, #2
  }
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b0a2      	sub	sp, #136	@ 0x88
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8005d10:	2301      	movs	r3, #1
 8005d12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	330c      	adds	r3, #12
 8005d1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d28:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8005d2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	330c      	adds	r3, #12
 8005d36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e3      	bne.n	8005d16 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3314      	adds	r3, #20
 8005d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3314      	adds	r3, #20
 8005d6c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005d6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d70:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d76:	e841 2300 	strex	r3, r2, [r1]
 8005d7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1e5      	bne.n	8005d4e <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d119      	bne.n	8005dbe <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	330c      	adds	r3, #12
 8005d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d9c:	f023 0310 	bic.w	r3, r3, #16
 8005da0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	330c      	adds	r3, #12
 8005da8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005daa:	647a      	str	r2, [r7, #68]	@ 0x44
 8005dac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005db0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e5      	bne.n	8005d8a <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00f      	beq.n	8005de6 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd0:	2b80      	cmp	r3, #128	@ 0x80
 8005dd2:	d104      	bne.n	8005dde <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd8:	4a53      	ldr	r2, [pc, #332]	@ (8005f28 <HAL_UART_Abort_IT+0x220>)
 8005dda:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ddc:	e003      	b.n	8005de6 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de2:	2200      	movs	r2, #0
 8005de4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00f      	beq.n	8005e0e <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df8:	2b40      	cmp	r3, #64	@ 0x40
 8005dfa:	d104      	bne.n	8005e06 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e00:	4a4a      	ldr	r2, [pc, #296]	@ (8005f2c <HAL_UART_Abort_IT+0x224>)
 8005e02:	651a      	str	r2, [r3, #80]	@ 0x50
 8005e04:	e003      	b.n	8005e0e <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e18:	2b80      	cmp	r3, #128	@ 0x80
 8005e1a:	d12d      	bne.n	8005e78 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	3314      	adds	r3, #20
 8005e22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e26:	e853 3f00 	ldrex	r3, [r3]
 8005e2a:	623b      	str	r3, [r7, #32]
   return(result);
 8005e2c:	6a3b      	ldr	r3, [r7, #32]
 8005e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e32:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3314      	adds	r3, #20
 8005e3a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005e3c:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e44:	e841 2300 	strex	r3, r2, [r1]
 8005e48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e5      	bne.n	8005e1c <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00f      	beq.n	8005e78 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fd fdc7 	bl	80039f0 <HAL_DMA_Abort_IT>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005e70:	e002      	b.n	8005e78 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8005e72:	2300      	movs	r3, #0
 8005e74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e82:	2b40      	cmp	r3, #64	@ 0x40
 8005e84:	d130      	bne.n	8005ee8 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3314      	adds	r3, #20
 8005e8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e9c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3314      	adds	r3, #20
 8005ea4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005ea6:	61fa      	str	r2, [r7, #28]
 8005ea8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eaa:	69b9      	ldr	r1, [r7, #24]
 8005eac:	69fa      	ldr	r2, [r7, #28]
 8005eae:	e841 2300 	strex	r3, r2, [r1]
 8005eb2:	617b      	str	r3, [r7, #20]
   return(result);
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1e5      	bne.n	8005e86 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d012      	beq.n	8005ee8 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fd fd92 	bl	80039f0 <HAL_DMA_Abort_IT>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d007      	beq.n	8005ee2 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 8005eda:	2301      	movs	r3, #1
 8005edc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ee0:	e002      	b.n	8005ee8 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8005ee8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d116      	bne.n	8005f1e <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 f809 	bl	8005f30 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3788      	adds	r7, #136	@ 0x88
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	08006131 	.word	0x08006131
 8005f2c:	08006191 	.word	0x08006191

08005f30 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	603b      	str	r3, [r7, #0]
 8005f50:	4613      	mov	r3, r2
 8005f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f54:	e03b      	b.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f5c:	d037      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f5e:	f7fd fc59 	bl	8003814 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	6a3a      	ldr	r2, [r7, #32]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d302      	bcc.n	8005f74 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e03a      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d023      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	2b80      	cmp	r3, #128	@ 0x80
 8005f8a:	d020      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	2b40      	cmp	r3, #64	@ 0x40
 8005f90:	d01d      	beq.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b08      	cmp	r3, #8
 8005f9e:	d116      	bne.n	8005fce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	617b      	str	r3, [r7, #20]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f000 f857 	bl	800606a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2208      	movs	r2, #8
 8005fc0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e00f      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	bf0c      	ite	eq
 8005fde:	2301      	moveq	r3, #1
 8005fe0:	2300      	movne	r3, #0
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	79fb      	ldrb	r3, [r7, #7]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d0b4      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3718      	adds	r7, #24
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	b085      	sub	sp, #20
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	60f8      	str	r0, [r7, #12]
 8005ffe:	60b9      	str	r1, [r7, #8]
 8006000:	4613      	mov	r3, r2
 8006002:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	88fa      	ldrh	r2, [r7, #6]
 800600e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	88fa      	ldrh	r2, [r7, #6]
 8006014:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2222      	movs	r2, #34	@ 0x22
 8006020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d007      	beq.n	800603c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800603a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	695a      	ldr	r2, [r3, #20]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0201 	orr.w	r2, r2, #1
 800604a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0220 	orr.w	r2, r2, #32
 800605a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3714      	adds	r7, #20
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr

0800606a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800606a:	b480      	push	{r7}
 800606c:	b095      	sub	sp, #84	@ 0x54
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	330c      	adds	r3, #12
 8006078:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006084:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006088:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	330c      	adds	r3, #12
 8006090:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006092:	643a      	str	r2, [r7, #64]	@ 0x40
 8006094:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006098:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800609a:	e841 2300 	strex	r3, r2, [r1]
 800609e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1e5      	bne.n	8006072 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	3314      	adds	r3, #20
 80060ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	f023 0301 	bic.w	r3, r3, #1
 80060bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	3314      	adds	r3, #20
 80060c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ce:	e841 2300 	strex	r3, r2, [r1]
 80060d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e5      	bne.n	80060a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d119      	bne.n	8006116 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	330c      	adds	r3, #12
 80060e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	e853 3f00 	ldrex	r3, [r3]
 80060f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f023 0310 	bic.w	r3, r3, #16
 80060f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	330c      	adds	r3, #12
 8006100:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006102:	61ba      	str	r2, [r7, #24]
 8006104:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006106:	6979      	ldr	r1, [r7, #20]
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	e841 2300 	strex	r3, r2, [r1]
 800610e:	613b      	str	r3, [r7, #16]
   return(result);
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1e5      	bne.n	80060e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2220      	movs	r2, #32
 800611a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006124:	bf00      	nop
 8006126:	3754      	adds	r7, #84	@ 0x54
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	2200      	movs	r2, #0
 8006144:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614a:	2b00      	cmp	r3, #0
 800614c:	d004      	beq.n	8006158 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006154:	2b00      	cmp	r3, #0
 8006156:	d117      	bne.n	8006188 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f7ff fed5 	bl	8005f30 <HAL_UART_AbortCpltCallback>
 8006186:	e000      	b.n	800618a <UART_DMATxAbortCallback+0x5a>
      return;
 8006188:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800619c:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a2:	2200      	movs	r2, #0
 80061a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d004      	beq.n	80061b8 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d117      	bne.n	80061e8 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2220      	movs	r2, #32
 80061ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7ff fea5 	bl	8005f30 <HAL_UART_AbortCpltCallback>
 80061e6:	e000      	b.n	80061ea <UART_DMARxAbortCallback+0x5a>
      return;
 80061e8:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061f4:	b0c0      	sub	sp, #256	@ 0x100
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	68d9      	ldr	r1, [r3, #12]
 800620e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	ea40 0301 	orr.w	r3, r0, r1
 8006218:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800621a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	431a      	orrs	r2, r3
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	431a      	orrs	r2, r3
 8006230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	4313      	orrs	r3, r2
 8006238:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006248:	f021 010c 	bic.w	r1, r1, #12
 800624c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006256:	430b      	orrs	r3, r1
 8006258:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800625a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626a:	6999      	ldr	r1, [r3, #24]
 800626c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	ea40 0301 	orr.w	r3, r0, r1
 8006276:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	4b8f      	ldr	r3, [pc, #572]	@ (80064bc <UART_SetConfig+0x2cc>)
 8006280:	429a      	cmp	r2, r3
 8006282:	d005      	beq.n	8006290 <UART_SetConfig+0xa0>
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	4b8d      	ldr	r3, [pc, #564]	@ (80064c0 <UART_SetConfig+0x2d0>)
 800628c:	429a      	cmp	r2, r3
 800628e:	d104      	bne.n	800629a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006290:	f7fd fe84 	bl	8003f9c <HAL_RCC_GetPCLK2Freq>
 8006294:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006298:	e003      	b.n	80062a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800629a:	f7fd fe6b 	bl	8003f74 <HAL_RCC_GetPCLK1Freq>
 800629e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062ac:	f040 810c 	bne.w	80064c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062b4:	2200      	movs	r2, #0
 80062b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062c2:	4622      	mov	r2, r4
 80062c4:	462b      	mov	r3, r5
 80062c6:	1891      	adds	r1, r2, r2
 80062c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062ca:	415b      	adcs	r3, r3
 80062cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062d2:	4621      	mov	r1, r4
 80062d4:	eb12 0801 	adds.w	r8, r2, r1
 80062d8:	4629      	mov	r1, r5
 80062da:	eb43 0901 	adc.w	r9, r3, r1
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062f2:	4690      	mov	r8, r2
 80062f4:	4699      	mov	r9, r3
 80062f6:	4623      	mov	r3, r4
 80062f8:	eb18 0303 	adds.w	r3, r8, r3
 80062fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006300:	462b      	mov	r3, r5
 8006302:	eb49 0303 	adc.w	r3, r9, r3
 8006306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800630a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006316:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800631a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800631e:	460b      	mov	r3, r1
 8006320:	18db      	adds	r3, r3, r3
 8006322:	653b      	str	r3, [r7, #80]	@ 0x50
 8006324:	4613      	mov	r3, r2
 8006326:	eb42 0303 	adc.w	r3, r2, r3
 800632a:	657b      	str	r3, [r7, #84]	@ 0x54
 800632c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006330:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006334:	f7fa f962 	bl	80005fc <__aeabi_uldivmod>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	4b61      	ldr	r3, [pc, #388]	@ (80064c4 <UART_SetConfig+0x2d4>)
 800633e:	fba3 2302 	umull	r2, r3, r3, r2
 8006342:	095b      	lsrs	r3, r3, #5
 8006344:	011c      	lsls	r4, r3, #4
 8006346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800634a:	2200      	movs	r2, #0
 800634c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006350:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006354:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006358:	4642      	mov	r2, r8
 800635a:	464b      	mov	r3, r9
 800635c:	1891      	adds	r1, r2, r2
 800635e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006360:	415b      	adcs	r3, r3
 8006362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006364:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006368:	4641      	mov	r1, r8
 800636a:	eb12 0a01 	adds.w	sl, r2, r1
 800636e:	4649      	mov	r1, r9
 8006370:	eb43 0b01 	adc.w	fp, r3, r1
 8006374:	f04f 0200 	mov.w	r2, #0
 8006378:	f04f 0300 	mov.w	r3, #0
 800637c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006380:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006384:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006388:	4692      	mov	sl, r2
 800638a:	469b      	mov	fp, r3
 800638c:	4643      	mov	r3, r8
 800638e:	eb1a 0303 	adds.w	r3, sl, r3
 8006392:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006396:	464b      	mov	r3, r9
 8006398:	eb4b 0303 	adc.w	r3, fp, r3
 800639c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063b4:	460b      	mov	r3, r1
 80063b6:	18db      	adds	r3, r3, r3
 80063b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ba:	4613      	mov	r3, r2
 80063bc:	eb42 0303 	adc.w	r3, r2, r3
 80063c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063ca:	f7fa f917 	bl	80005fc <__aeabi_uldivmod>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	4611      	mov	r1, r2
 80063d4:	4b3b      	ldr	r3, [pc, #236]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80063d6:	fba3 2301 	umull	r2, r3, r3, r1
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	2264      	movs	r2, #100	@ 0x64
 80063de:	fb02 f303 	mul.w	r3, r2, r3
 80063e2:	1acb      	subs	r3, r1, r3
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063ea:	4b36      	ldr	r3, [pc, #216]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80063ec:	fba3 2302 	umull	r2, r3, r3, r2
 80063f0:	095b      	lsrs	r3, r3, #5
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063f8:	441c      	add	r4, r3
 80063fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063fe:	2200      	movs	r2, #0
 8006400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006404:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006408:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800640c:	4642      	mov	r2, r8
 800640e:	464b      	mov	r3, r9
 8006410:	1891      	adds	r1, r2, r2
 8006412:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006414:	415b      	adcs	r3, r3
 8006416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006418:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800641c:	4641      	mov	r1, r8
 800641e:	1851      	adds	r1, r2, r1
 8006420:	6339      	str	r1, [r7, #48]	@ 0x30
 8006422:	4649      	mov	r1, r9
 8006424:	414b      	adcs	r3, r1
 8006426:	637b      	str	r3, [r7, #52]	@ 0x34
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006434:	4659      	mov	r1, fp
 8006436:	00cb      	lsls	r3, r1, #3
 8006438:	4651      	mov	r1, sl
 800643a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800643e:	4651      	mov	r1, sl
 8006440:	00ca      	lsls	r2, r1, #3
 8006442:	4610      	mov	r0, r2
 8006444:	4619      	mov	r1, r3
 8006446:	4603      	mov	r3, r0
 8006448:	4642      	mov	r2, r8
 800644a:	189b      	adds	r3, r3, r2
 800644c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006450:	464b      	mov	r3, r9
 8006452:	460a      	mov	r2, r1
 8006454:	eb42 0303 	adc.w	r3, r2, r3
 8006458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800645c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006468:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800646c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006470:	460b      	mov	r3, r1
 8006472:	18db      	adds	r3, r3, r3
 8006474:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006476:	4613      	mov	r3, r2
 8006478:	eb42 0303 	adc.w	r3, r2, r3
 800647c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800647e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006482:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006486:	f7fa f8b9 	bl	80005fc <__aeabi_uldivmod>
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <UART_SetConfig+0x2d4>)
 8006490:	fba3 1302 	umull	r1, r3, r3, r2
 8006494:	095b      	lsrs	r3, r3, #5
 8006496:	2164      	movs	r1, #100	@ 0x64
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	3332      	adds	r3, #50	@ 0x32
 80064a2:	4a08      	ldr	r2, [pc, #32]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80064a4:	fba2 2303 	umull	r2, r3, r2, r3
 80064a8:	095b      	lsrs	r3, r3, #5
 80064aa:	f003 0207 	and.w	r2, r3, #7
 80064ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4422      	add	r2, r4
 80064b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064b8:	e106      	b.n	80066c8 <UART_SetConfig+0x4d8>
 80064ba:	bf00      	nop
 80064bc:	40011000 	.word	0x40011000
 80064c0:	40011400 	.word	0x40011400
 80064c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064cc:	2200      	movs	r2, #0
 80064ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064da:	4642      	mov	r2, r8
 80064dc:	464b      	mov	r3, r9
 80064de:	1891      	adds	r1, r2, r2
 80064e0:	6239      	str	r1, [r7, #32]
 80064e2:	415b      	adcs	r3, r3
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064ea:	4641      	mov	r1, r8
 80064ec:	1854      	adds	r4, r2, r1
 80064ee:	4649      	mov	r1, r9
 80064f0:	eb43 0501 	adc.w	r5, r3, r1
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	00eb      	lsls	r3, r5, #3
 80064fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006502:	00e2      	lsls	r2, r4, #3
 8006504:	4614      	mov	r4, r2
 8006506:	461d      	mov	r5, r3
 8006508:	4643      	mov	r3, r8
 800650a:	18e3      	adds	r3, r4, r3
 800650c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006510:	464b      	mov	r3, r9
 8006512:	eb45 0303 	adc.w	r3, r5, r3
 8006516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800651a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006526:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800652a:	f04f 0200 	mov.w	r2, #0
 800652e:	f04f 0300 	mov.w	r3, #0
 8006532:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006536:	4629      	mov	r1, r5
 8006538:	008b      	lsls	r3, r1, #2
 800653a:	4621      	mov	r1, r4
 800653c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006540:	4621      	mov	r1, r4
 8006542:	008a      	lsls	r2, r1, #2
 8006544:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006548:	f7fa f858 	bl	80005fc <__aeabi_uldivmod>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4b60      	ldr	r3, [pc, #384]	@ (80066d4 <UART_SetConfig+0x4e4>)
 8006552:	fba3 2302 	umull	r2, r3, r3, r2
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	011c      	lsls	r4, r3, #4
 800655a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800655e:	2200      	movs	r2, #0
 8006560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006564:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006568:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800656c:	4642      	mov	r2, r8
 800656e:	464b      	mov	r3, r9
 8006570:	1891      	adds	r1, r2, r2
 8006572:	61b9      	str	r1, [r7, #24]
 8006574:	415b      	adcs	r3, r3
 8006576:	61fb      	str	r3, [r7, #28]
 8006578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800657c:	4641      	mov	r1, r8
 800657e:	1851      	adds	r1, r2, r1
 8006580:	6139      	str	r1, [r7, #16]
 8006582:	4649      	mov	r1, r9
 8006584:	414b      	adcs	r3, r1
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	f04f 0200 	mov.w	r2, #0
 800658c:	f04f 0300 	mov.w	r3, #0
 8006590:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006594:	4659      	mov	r1, fp
 8006596:	00cb      	lsls	r3, r1, #3
 8006598:	4651      	mov	r1, sl
 800659a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800659e:	4651      	mov	r1, sl
 80065a0:	00ca      	lsls	r2, r1, #3
 80065a2:	4610      	mov	r0, r2
 80065a4:	4619      	mov	r1, r3
 80065a6:	4603      	mov	r3, r0
 80065a8:	4642      	mov	r2, r8
 80065aa:	189b      	adds	r3, r3, r2
 80065ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065b0:	464b      	mov	r3, r9
 80065b2:	460a      	mov	r2, r1
 80065b4:	eb42 0303 	adc.w	r3, r2, r3
 80065b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065c8:	f04f 0200 	mov.w	r2, #0
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065d4:	4649      	mov	r1, r9
 80065d6:	008b      	lsls	r3, r1, #2
 80065d8:	4641      	mov	r1, r8
 80065da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065de:	4641      	mov	r1, r8
 80065e0:	008a      	lsls	r2, r1, #2
 80065e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065e6:	f7fa f809 	bl	80005fc <__aeabi_uldivmod>
 80065ea:	4602      	mov	r2, r0
 80065ec:	460b      	mov	r3, r1
 80065ee:	4611      	mov	r1, r2
 80065f0:	4b38      	ldr	r3, [pc, #224]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80065f2:	fba3 2301 	umull	r2, r3, r3, r1
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	2264      	movs	r2, #100	@ 0x64
 80065fa:	fb02 f303 	mul.w	r3, r2, r3
 80065fe:	1acb      	subs	r3, r1, r3
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	3332      	adds	r3, #50	@ 0x32
 8006604:	4a33      	ldr	r2, [pc, #204]	@ (80066d4 <UART_SetConfig+0x4e4>)
 8006606:	fba2 2303 	umull	r2, r3, r2, r3
 800660a:	095b      	lsrs	r3, r3, #5
 800660c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006610:	441c      	add	r4, r3
 8006612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006616:	2200      	movs	r2, #0
 8006618:	673b      	str	r3, [r7, #112]	@ 0x70
 800661a:	677a      	str	r2, [r7, #116]	@ 0x74
 800661c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006620:	4642      	mov	r2, r8
 8006622:	464b      	mov	r3, r9
 8006624:	1891      	adds	r1, r2, r2
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	415b      	adcs	r3, r3
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006630:	4641      	mov	r1, r8
 8006632:	1851      	adds	r1, r2, r1
 8006634:	6039      	str	r1, [r7, #0]
 8006636:	4649      	mov	r1, r9
 8006638:	414b      	adcs	r3, r1
 800663a:	607b      	str	r3, [r7, #4]
 800663c:	f04f 0200 	mov.w	r2, #0
 8006640:	f04f 0300 	mov.w	r3, #0
 8006644:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006648:	4659      	mov	r1, fp
 800664a:	00cb      	lsls	r3, r1, #3
 800664c:	4651      	mov	r1, sl
 800664e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006652:	4651      	mov	r1, sl
 8006654:	00ca      	lsls	r2, r1, #3
 8006656:	4610      	mov	r0, r2
 8006658:	4619      	mov	r1, r3
 800665a:	4603      	mov	r3, r0
 800665c:	4642      	mov	r2, r8
 800665e:	189b      	adds	r3, r3, r2
 8006660:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006662:	464b      	mov	r3, r9
 8006664:	460a      	mov	r2, r1
 8006666:	eb42 0303 	adc.w	r3, r2, r3
 800666a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800666c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	663b      	str	r3, [r7, #96]	@ 0x60
 8006676:	667a      	str	r2, [r7, #100]	@ 0x64
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006684:	4649      	mov	r1, r9
 8006686:	008b      	lsls	r3, r1, #2
 8006688:	4641      	mov	r1, r8
 800668a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800668e:	4641      	mov	r1, r8
 8006690:	008a      	lsls	r2, r1, #2
 8006692:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006696:	f7f9 ffb1 	bl	80005fc <__aeabi_uldivmod>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	4b0d      	ldr	r3, [pc, #52]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80066a0:	fba3 1302 	umull	r1, r3, r3, r2
 80066a4:	095b      	lsrs	r3, r3, #5
 80066a6:	2164      	movs	r1, #100	@ 0x64
 80066a8:	fb01 f303 	mul.w	r3, r1, r3
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	3332      	adds	r3, #50	@ 0x32
 80066b2:	4a08      	ldr	r2, [pc, #32]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80066b4:	fba2 2303 	umull	r2, r3, r2, r3
 80066b8:	095b      	lsrs	r3, r3, #5
 80066ba:	f003 020f 	and.w	r2, r3, #15
 80066be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4422      	add	r2, r4
 80066c6:	609a      	str	r2, [r3, #8]
}
 80066c8:	bf00      	nop
 80066ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066ce:	46bd      	mov	sp, r7
 80066d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066d4:	51eb851f 	.word	0x51eb851f

080066d8 <__NVIC_SetPriority>:
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	4603      	mov	r3, r0
 80066e0:	6039      	str	r1, [r7, #0]
 80066e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	db0a      	blt.n	8006702 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	490c      	ldr	r1, [pc, #48]	@ (8006724 <__NVIC_SetPriority+0x4c>)
 80066f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f6:	0112      	lsls	r2, r2, #4
 80066f8:	b2d2      	uxtb	r2, r2
 80066fa:	440b      	add	r3, r1
 80066fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006700:	e00a      	b.n	8006718 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	b2da      	uxtb	r2, r3
 8006706:	4908      	ldr	r1, [pc, #32]	@ (8006728 <__NVIC_SetPriority+0x50>)
 8006708:	79fb      	ldrb	r3, [r7, #7]
 800670a:	f003 030f 	and.w	r3, r3, #15
 800670e:	3b04      	subs	r3, #4
 8006710:	0112      	lsls	r2, r2, #4
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	440b      	add	r3, r1
 8006716:	761a      	strb	r2, [r3, #24]
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	e000e100 	.word	0xe000e100
 8006728:	e000ed00 	.word	0xe000ed00

0800672c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006730:	4b05      	ldr	r3, [pc, #20]	@ (8006748 <SysTick_Handler+0x1c>)
 8006732:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006734:	f001 fd18 	bl	8008168 <xTaskGetSchedulerState>
 8006738:	4603      	mov	r3, r0
 800673a:	2b01      	cmp	r3, #1
 800673c:	d001      	beq.n	8006742 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800673e:	f002 fb13 	bl	8008d68 <xPortSysTickHandler>
  }
}
 8006742:	bf00      	nop
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	e000e010 	.word	0xe000e010

0800674c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006750:	2100      	movs	r1, #0
 8006752:	f06f 0004 	mvn.w	r0, #4
 8006756:	f7ff ffbf 	bl	80066d8 <__NVIC_SetPriority>
#endif
}
 800675a:	bf00      	nop
 800675c:	bd80      	pop	{r7, pc}
	...

08006760 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006766:	f3ef 8305 	mrs	r3, IPSR
 800676a:	603b      	str	r3, [r7, #0]
  return(result);
 800676c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006772:	f06f 0305 	mvn.w	r3, #5
 8006776:	607b      	str	r3, [r7, #4]
 8006778:	e00c      	b.n	8006794 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800677a:	4b0a      	ldr	r3, [pc, #40]	@ (80067a4 <osKernelInitialize+0x44>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d105      	bne.n	800678e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006782:	4b08      	ldr	r3, [pc, #32]	@ (80067a4 <osKernelInitialize+0x44>)
 8006784:	2201      	movs	r2, #1
 8006786:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006788:	2300      	movs	r3, #0
 800678a:	607b      	str	r3, [r7, #4]
 800678c:	e002      	b.n	8006794 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800678e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006792:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006794:	687b      	ldr	r3, [r7, #4]
}
 8006796:	4618      	mov	r0, r3
 8006798:	370c      	adds	r7, #12
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	20005a1c 	.word	0x20005a1c

080067a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ae:	f3ef 8305 	mrs	r3, IPSR
 80067b2:	603b      	str	r3, [r7, #0]
  return(result);
 80067b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80067ba:	f06f 0305 	mvn.w	r3, #5
 80067be:	607b      	str	r3, [r7, #4]
 80067c0:	e010      	b.n	80067e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80067c2:	4b0b      	ldr	r3, [pc, #44]	@ (80067f0 <osKernelStart+0x48>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d109      	bne.n	80067de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80067ca:	f7ff ffbf 	bl	800674c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80067ce:	4b08      	ldr	r3, [pc, #32]	@ (80067f0 <osKernelStart+0x48>)
 80067d0:	2202      	movs	r2, #2
 80067d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80067d4:	f001 f87a 	bl	80078cc <vTaskStartScheduler>
      stat = osOK;
 80067d8:	2300      	movs	r3, #0
 80067da:	607b      	str	r3, [r7, #4]
 80067dc:	e002      	b.n	80067e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80067de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80067e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067e4:	687b      	ldr	r3, [r7, #4]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3708      	adds	r7, #8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	20005a1c 	.word	0x20005a1c

080067f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b08e      	sub	sp, #56	@ 0x38
 80067f8:	af04      	add	r7, sp, #16
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006800:	2300      	movs	r3, #0
 8006802:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006804:	f3ef 8305 	mrs	r3, IPSR
 8006808:	617b      	str	r3, [r7, #20]
  return(result);
 800680a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800680c:	2b00      	cmp	r3, #0
 800680e:	d17e      	bne.n	800690e <osThreadNew+0x11a>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d07b      	beq.n	800690e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006816:	2380      	movs	r3, #128	@ 0x80
 8006818:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800681a:	2318      	movs	r3, #24
 800681c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800681e:	2300      	movs	r3, #0
 8006820:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006822:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006826:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d045      	beq.n	80068ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d002      	beq.n	800683c <osThreadNew+0x48>
        name = attr->name;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <osThreadNew+0x6e>
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	2b38      	cmp	r3, #56	@ 0x38
 8006854:	d805      	bhi.n	8006862 <osThreadNew+0x6e>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <osThreadNew+0x72>
        return (NULL);
 8006862:	2300      	movs	r3, #0
 8006864:	e054      	b.n	8006910 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d003      	beq.n	8006876 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	089b      	lsrs	r3, r3, #2
 8006874:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00e      	beq.n	800689c <osThreadNew+0xa8>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	2b5b      	cmp	r3, #91	@ 0x5b
 8006884:	d90a      	bls.n	800689c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800688a:	2b00      	cmp	r3, #0
 800688c:	d006      	beq.n	800689c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <osThreadNew+0xa8>
        mem = 1;
 8006896:	2301      	movs	r3, #1
 8006898:	61bb      	str	r3, [r7, #24]
 800689a:	e010      	b.n	80068be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10c      	bne.n	80068be <osThreadNew+0xca>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d108      	bne.n	80068be <osThreadNew+0xca>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d104      	bne.n	80068be <osThreadNew+0xca>
          mem = 0;
 80068b4:	2300      	movs	r3, #0
 80068b6:	61bb      	str	r3, [r7, #24]
 80068b8:	e001      	b.n	80068be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80068ba:	2300      	movs	r3, #0
 80068bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d110      	bne.n	80068e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80068cc:	9202      	str	r2, [sp, #8]
 80068ce:	9301      	str	r3, [sp, #4]
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	6a3a      	ldr	r2, [r7, #32]
 80068d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 fe1a 	bl	8007514 <xTaskCreateStatic>
 80068e0:	4603      	mov	r3, r0
 80068e2:	613b      	str	r3, [r7, #16]
 80068e4:	e013      	b.n	800690e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d110      	bne.n	800690e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	f107 0310 	add.w	r3, r7, #16
 80068f4:	9301      	str	r3, [sp, #4]
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 fe68 	bl	80075d4 <xTaskCreate>
 8006904:	4603      	mov	r3, r0
 8006906:	2b01      	cmp	r3, #1
 8006908:	d001      	beq.n	800690e <osThreadNew+0x11a>
            hTask = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800690e:	693b      	ldr	r3, [r7, #16]
}
 8006910:	4618      	mov	r0, r3
 8006912:	3728      	adds	r7, #40	@ 0x28
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006920:	f3ef 8305 	mrs	r3, IPSR
 8006924:	60bb      	str	r3, [r7, #8]
  return(result);
 8006926:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006928:	2b00      	cmp	r3, #0
 800692a:	d003      	beq.n	8006934 <osDelay+0x1c>
    stat = osErrorISR;
 800692c:	f06f 0305 	mvn.w	r3, #5
 8006930:	60fb      	str	r3, [r7, #12]
 8006932:	e007      	b.n	8006944 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006934:	2300      	movs	r3, #0
 8006936:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <osDelay+0x2c>
      vTaskDelay(ticks);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 ff8e 	bl	8007860 <vTaskDelay>
    }
  }

  return (stat);
 8006944:	68fb      	ldr	r3, [r7, #12]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4a07      	ldr	r2, [pc, #28]	@ (800697c <vApplicationGetIdleTaskMemory+0x2c>)
 8006960:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	4a06      	ldr	r2, [pc, #24]	@ (8006980 <vApplicationGetIdleTaskMemory+0x30>)
 8006966:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2280      	movs	r2, #128	@ 0x80
 800696c:	601a      	str	r2, [r3, #0]
}
 800696e:	bf00      	nop
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	20005a20 	.word	0x20005a20
 8006980:	20005a7c 	.word	0x20005a7c

08006984 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4a07      	ldr	r2, [pc, #28]	@ (80069b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8006994:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	4a06      	ldr	r2, [pc, #24]	@ (80069b4 <vApplicationGetTimerTaskMemory+0x30>)
 800699a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069a2:	601a      	str	r2, [r3, #0]
}
 80069a4:	bf00      	nop
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	20005c7c 	.word	0x20005c7c
 80069b4:	20005cd8 	.word	0x20005cd8

080069b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f103 0208 	add.w	r2, r3, #8
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f103 0208 	add.w	r2, r3, #8
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f103 0208 	add.w	r2, r3, #8
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a12:	b480      	push	{r7}
 8006a14:	b085      	sub	sp, #20
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	689a      	ldr	r2, [r3, #8]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	683a      	ldr	r2, [r7, #0]
 8006a36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	683a      	ldr	r2, [r7, #0]
 8006a3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	601a      	str	r2, [r3, #0]
}
 8006a4e:	bf00      	nop
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b085      	sub	sp, #20
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
 8006a62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a70:	d103      	bne.n	8006a7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	60fb      	str	r3, [r7, #12]
 8006a78:	e00c      	b.n	8006a94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	3308      	adds	r3, #8
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e002      	b.n	8006a88 <vListInsert+0x2e>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	60fb      	str	r3, [r7, #12]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d2f6      	bcs.n	8006a82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	683a      	ldr	r2, [r7, #0]
 8006aae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	601a      	str	r2, [r3, #0]
}
 8006ac0:	bf00      	nop
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6892      	ldr	r2, [r2, #8]
 8006ae2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6852      	ldr	r2, [r2, #4]
 8006aec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d103      	bne.n	8006b00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	1e5a      	subs	r2, r3, #1
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d10b      	bne.n	8006b4c <xQueueGenericReset+0x2c>
	__asm volatile
 8006b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b38:	f383 8811 	msr	BASEPRI, r3
 8006b3c:	f3bf 8f6f 	isb	sy
 8006b40:	f3bf 8f4f 	dsb	sy
 8006b44:	60bb      	str	r3, [r7, #8]
}
 8006b46:	bf00      	nop
 8006b48:	bf00      	nop
 8006b4a:	e7fd      	b.n	8006b48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006b4c:	f002 f87c 	bl	8008c48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b58:	68f9      	ldr	r1, [r7, #12]
 8006b5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b5c:	fb01 f303 	mul.w	r3, r1, r3
 8006b60:	441a      	add	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	68f9      	ldr	r1, [r7, #12]
 8006b80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b82:	fb01 f303 	mul.w	r3, r1, r3
 8006b86:	441a      	add	r2, r3
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	22ff      	movs	r2, #255	@ 0xff
 8006b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	22ff      	movs	r2, #255	@ 0xff
 8006b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d114      	bne.n	8006bcc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d01a      	beq.n	8006be0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	3310      	adds	r3, #16
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f001 f91a 	bl	8007de8 <xTaskRemoveFromEventList>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d012      	beq.n	8006be0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006bba:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf0 <xQueueGenericReset+0xd0>)
 8006bbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bc0:	601a      	str	r2, [r3, #0]
 8006bc2:	f3bf 8f4f 	dsb	sy
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	e009      	b.n	8006be0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	3310      	adds	r3, #16
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7ff fef1 	bl	80069b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	3324      	adds	r3, #36	@ 0x24
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7ff feec 	bl	80069b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006be0:	f002 f864 	bl	8008cac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006be4:	2301      	movs	r3, #1
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	e000ed04 	.word	0xe000ed04

08006bf4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b08e      	sub	sp, #56	@ 0x38
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
 8006c00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10b      	bne.n	8006c20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	e7fd      	b.n	8006c1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10b      	bne.n	8006c3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <xQueueGenericCreateStatic+0x56>
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d001      	beq.n	8006c4e <xQueueGenericCreateStatic+0x5a>
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e000      	b.n	8006c50 <xQueueGenericCreateStatic+0x5c>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d10b      	bne.n	8006c6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c58:	f383 8811 	msr	BASEPRI, r3
 8006c5c:	f3bf 8f6f 	isb	sy
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	623b      	str	r3, [r7, #32]
}
 8006c66:	bf00      	nop
 8006c68:	bf00      	nop
 8006c6a:	e7fd      	b.n	8006c68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d102      	bne.n	8006c78 <xQueueGenericCreateStatic+0x84>
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d101      	bne.n	8006c7c <xQueueGenericCreateStatic+0x88>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e000      	b.n	8006c7e <xQueueGenericCreateStatic+0x8a>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d10b      	bne.n	8006c9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	61fb      	str	r3, [r7, #28]
}
 8006c94:	bf00      	nop
 8006c96:	bf00      	nop
 8006c98:	e7fd      	b.n	8006c96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006c9a:	2350      	movs	r3, #80	@ 0x50
 8006c9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2b50      	cmp	r3, #80	@ 0x50
 8006ca2:	d00b      	beq.n	8006cbc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca8:	f383 8811 	msr	BASEPRI, r3
 8006cac:	f3bf 8f6f 	isb	sy
 8006cb0:	f3bf 8f4f 	dsb	sy
 8006cb4:	61bb      	str	r3, [r7, #24]
}
 8006cb6:	bf00      	nop
 8006cb8:	bf00      	nop
 8006cba:	e7fd      	b.n	8006cb8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006cbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00d      	beq.n	8006ce4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006cd0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	68b9      	ldr	r1, [r7, #8]
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f000 f805 	bl	8006cee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3730      	adds	r7, #48	@ 0x30
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b084      	sub	sp, #16
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	60f8      	str	r0, [r7, #12]
 8006cf6:	60b9      	str	r1, [r7, #8]
 8006cf8:	607a      	str	r2, [r7, #4]
 8006cfa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d103      	bne.n	8006d0a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	69ba      	ldr	r2, [r7, #24]
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	e002      	b.n	8006d10 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	69b8      	ldr	r0, [r7, #24]
 8006d20:	f7ff fefe 	bl	8006b20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	78fa      	ldrb	r2, [r7, #3]
 8006d28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006d2c:	bf00      	nop
 8006d2e:	3710      	adds	r7, #16
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08e      	sub	sp, #56	@ 0x38
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
 8006d40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006d42:	2300      	movs	r3, #0
 8006d44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10b      	bne.n	8006d68 <xQueueGenericSend+0x34>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d62:	bf00      	nop
 8006d64:	bf00      	nop
 8006d66:	e7fd      	b.n	8006d64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d103      	bne.n	8006d76 <xQueueGenericSend+0x42>
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <xQueueGenericSend+0x46>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <xQueueGenericSend+0x48>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d10b      	bne.n	8006d98 <xQueueGenericSend+0x64>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d92:	bf00      	nop
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d103      	bne.n	8006da6 <xQueueGenericSend+0x72>
 8006d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d101      	bne.n	8006daa <xQueueGenericSend+0x76>
 8006da6:	2301      	movs	r3, #1
 8006da8:	e000      	b.n	8006dac <xQueueGenericSend+0x78>
 8006daa:	2300      	movs	r3, #0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10b      	bne.n	8006dc8 <xQueueGenericSend+0x94>
	__asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db4:	f383 8811 	msr	BASEPRI, r3
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	f3bf 8f4f 	dsb	sy
 8006dc0:	623b      	str	r3, [r7, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	bf00      	nop
 8006dc6:	e7fd      	b.n	8006dc4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006dc8:	f001 f9ce 	bl	8008168 <xTaskGetSchedulerState>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d102      	bne.n	8006dd8 <xQueueGenericSend+0xa4>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d101      	bne.n	8006ddc <xQueueGenericSend+0xa8>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e000      	b.n	8006dde <xQueueGenericSend+0xaa>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d10b      	bne.n	8006dfa <xQueueGenericSend+0xc6>
	__asm volatile
 8006de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	61fb      	str	r3, [r7, #28]
}
 8006df4:	bf00      	nop
 8006df6:	bf00      	nop
 8006df8:	e7fd      	b.n	8006df6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006dfa:	f001 ff25 	bl	8008c48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d302      	bcc.n	8006e10 <xQueueGenericSend+0xdc>
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d129      	bne.n	8006e64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	68b9      	ldr	r1, [r7, #8]
 8006e14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e16:	f000 fa0f 	bl	8007238 <prvCopyDataToQueue>
 8006e1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d010      	beq.n	8006e46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	3324      	adds	r3, #36	@ 0x24
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 ffdd 	bl	8007de8 <xTaskRemoveFromEventList>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d013      	beq.n	8006e5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006e34:	4b3f      	ldr	r3, [pc, #252]	@ (8006f34 <xQueueGenericSend+0x200>)
 8006e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e3a:	601a      	str	r2, [r3, #0]
 8006e3c:	f3bf 8f4f 	dsb	sy
 8006e40:	f3bf 8f6f 	isb	sy
 8006e44:	e00a      	b.n	8006e5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006e4c:	4b39      	ldr	r3, [pc, #228]	@ (8006f34 <xQueueGenericSend+0x200>)
 8006e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	f3bf 8f4f 	dsb	sy
 8006e58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006e5c:	f001 ff26 	bl	8008cac <vPortExitCritical>
				return pdPASS;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e063      	b.n	8006f2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d103      	bne.n	8006e72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e6a:	f001 ff1f 	bl	8008cac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e05c      	b.n	8006f2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d106      	bne.n	8006e86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e78:	f107 0314 	add.w	r3, r7, #20
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f001 f817 	bl	8007eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e82:	2301      	movs	r3, #1
 8006e84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e86:	f001 ff11 	bl	8008cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e8a:	f000 fd87 	bl	800799c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e8e:	f001 fedb 	bl	8008c48 <vPortEnterCritical>
 8006e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e98:	b25b      	sxtb	r3, r3
 8006e9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e9e:	d103      	bne.n	8006ea8 <xQueueGenericSend+0x174>
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006eae:	b25b      	sxtb	r3, r3
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006eb4:	d103      	bne.n	8006ebe <xQueueGenericSend+0x18a>
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ebe:	f001 fef5 	bl	8008cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ec2:	1d3a      	adds	r2, r7, #4
 8006ec4:	f107 0314 	add.w	r3, r7, #20
 8006ec8:	4611      	mov	r1, r2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f001 f806 	bl	8007edc <xTaskCheckForTimeOut>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d124      	bne.n	8006f20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006ed6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ed8:	f000 faa6 	bl	8007428 <prvIsQueueFull>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d018      	beq.n	8006f14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee4:	3310      	adds	r3, #16
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	4611      	mov	r1, r2
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 ff2a 	bl	8007d44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ef2:	f000 fa31 	bl	8007358 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ef6:	f000 fd5f 	bl	80079b8 <xTaskResumeAll>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f47f af7c 	bne.w	8006dfa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006f02:	4b0c      	ldr	r3, [pc, #48]	@ (8006f34 <xQueueGenericSend+0x200>)
 8006f04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f08:	601a      	str	r2, [r3, #0]
 8006f0a:	f3bf 8f4f 	dsb	sy
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	e772      	b.n	8006dfa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006f14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f16:	f000 fa1f 	bl	8007358 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f1a:	f000 fd4d 	bl	80079b8 <xTaskResumeAll>
 8006f1e:	e76c      	b.n	8006dfa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006f20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f22:	f000 fa19 	bl	8007358 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f26:	f000 fd47 	bl	80079b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006f2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3738      	adds	r7, #56	@ 0x38
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	e000ed04 	.word	0xe000ed04

08006f38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b090      	sub	sp, #64	@ 0x40
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
 8006f44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d10b      	bne.n	8006f68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f54:	f383 8811 	msr	BASEPRI, r3
 8006f58:	f3bf 8f6f 	isb	sy
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f62:	bf00      	nop
 8006f64:	bf00      	nop
 8006f66:	e7fd      	b.n	8006f64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d103      	bne.n	8006f76 <xQueueGenericSendFromISR+0x3e>
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <xQueueGenericSendFromISR+0x42>
 8006f76:	2301      	movs	r3, #1
 8006f78:	e000      	b.n	8006f7c <xQueueGenericSendFromISR+0x44>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10b      	bne.n	8006f98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f84:	f383 8811 	msr	BASEPRI, r3
 8006f88:	f3bf 8f6f 	isb	sy
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f92:	bf00      	nop
 8006f94:	bf00      	nop
 8006f96:	e7fd      	b.n	8006f94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	d103      	bne.n	8006fa6 <xQueueGenericSendFromISR+0x6e>
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d101      	bne.n	8006faa <xQueueGenericSendFromISR+0x72>
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e000      	b.n	8006fac <xQueueGenericSendFromISR+0x74>
 8006faa:	2300      	movs	r3, #0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	623b      	str	r3, [r7, #32]
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fc8:	f001 ff1e 	bl	8008e08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006fcc:	f3ef 8211 	mrs	r2, BASEPRI
 8006fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd4:	f383 8811 	msr	BASEPRI, r3
 8006fd8:	f3bf 8f6f 	isb	sy
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	61fa      	str	r2, [r7, #28]
 8006fe2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006fe4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d302      	bcc.n	8006ffa <xQueueGenericSendFromISR+0xc2>
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d12f      	bne.n	800705a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ffc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007000:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007008:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	68b9      	ldr	r1, [r7, #8]
 800700e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007010:	f000 f912 	bl	8007238 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007014:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800701c:	d112      	bne.n	8007044 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800701e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007022:	2b00      	cmp	r3, #0
 8007024:	d016      	beq.n	8007054 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007028:	3324      	adds	r3, #36	@ 0x24
 800702a:	4618      	mov	r0, r3
 800702c:	f000 fedc 	bl	8007de8 <xTaskRemoveFromEventList>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00e      	beq.n	8007054 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00b      	beq.n	8007054 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	e007      	b.n	8007054 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007044:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007048:	3301      	adds	r3, #1
 800704a:	b2db      	uxtb	r3, r3
 800704c:	b25a      	sxtb	r2, r3
 800704e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007054:	2301      	movs	r3, #1
 8007056:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007058:	e001      	b.n	800705e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800705a:	2300      	movs	r3, #0
 800705c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800705e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007060:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007068:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800706a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800706c:	4618      	mov	r0, r3
 800706e:	3740      	adds	r7, #64	@ 0x40
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	@ 0x30
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007080:	2300      	movs	r3, #0
 8007082:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10b      	bne.n	80070a6 <xQueueReceive+0x32>
	__asm volatile
 800708e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	623b      	str	r3, [r7, #32]
}
 80070a0:	bf00      	nop
 80070a2:	bf00      	nop
 80070a4:	e7fd      	b.n	80070a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <xQueueReceive+0x40>
 80070ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d101      	bne.n	80070b8 <xQueueReceive+0x44>
 80070b4:	2301      	movs	r3, #1
 80070b6:	e000      	b.n	80070ba <xQueueReceive+0x46>
 80070b8:	2300      	movs	r3, #0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <xQueueReceive+0x62>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	61fb      	str	r3, [r7, #28]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070d6:	f001 f847 	bl	8008168 <xTaskGetSchedulerState>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d102      	bne.n	80070e6 <xQueueReceive+0x72>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d101      	bne.n	80070ea <xQueueReceive+0x76>
 80070e6:	2301      	movs	r3, #1
 80070e8:	e000      	b.n	80070ec <xQueueReceive+0x78>
 80070ea:	2300      	movs	r3, #0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10b      	bne.n	8007108 <xQueueReceive+0x94>
	__asm volatile
 80070f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	61bb      	str	r3, [r7, #24]
}
 8007102:	bf00      	nop
 8007104:	bf00      	nop
 8007106:	e7fd      	b.n	8007104 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007108:	f001 fd9e 	bl	8008c48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800710c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800710e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007110:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007114:	2b00      	cmp	r3, #0
 8007116:	d01f      	beq.n	8007158 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007118:	68b9      	ldr	r1, [r7, #8]
 800711a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800711c:	f000 f8f6 	bl	800730c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007122:	1e5a      	subs	r2, r3, #1
 8007124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007126:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00f      	beq.n	8007150 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007132:	3310      	adds	r3, #16
 8007134:	4618      	mov	r0, r3
 8007136:	f000 fe57 	bl	8007de8 <xTaskRemoveFromEventList>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d007      	beq.n	8007150 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007140:	4b3c      	ldr	r3, [pc, #240]	@ (8007234 <xQueueReceive+0x1c0>)
 8007142:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007146:	601a      	str	r2, [r3, #0]
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007150:	f001 fdac 	bl	8008cac <vPortExitCritical>
				return pdPASS;
 8007154:	2301      	movs	r3, #1
 8007156:	e069      	b.n	800722c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d103      	bne.n	8007166 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800715e:	f001 fda5 	bl	8008cac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007162:	2300      	movs	r3, #0
 8007164:	e062      	b.n	800722c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007168:	2b00      	cmp	r3, #0
 800716a:	d106      	bne.n	800717a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800716c:	f107 0310 	add.w	r3, r7, #16
 8007170:	4618      	mov	r0, r3
 8007172:	f000 fe9d 	bl	8007eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007176:	2301      	movs	r3, #1
 8007178:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800717a:	f001 fd97 	bl	8008cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800717e:	f000 fc0d 	bl	800799c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007182:	f001 fd61 	bl	8008c48 <vPortEnterCritical>
 8007186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007188:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800718c:	b25b      	sxtb	r3, r3
 800718e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007192:	d103      	bne.n	800719c <xQueueReceive+0x128>
 8007194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007196:	2200      	movs	r2, #0
 8007198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800719c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800719e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071a2:	b25b      	sxtb	r3, r3
 80071a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071a8:	d103      	bne.n	80071b2 <xQueueReceive+0x13e>
 80071aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071b2:	f001 fd7b 	bl	8008cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071b6:	1d3a      	adds	r2, r7, #4
 80071b8:	f107 0310 	add.w	r3, r7, #16
 80071bc:	4611      	mov	r1, r2
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fe8c 	bl	8007edc <xTaskCheckForTimeOut>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d123      	bne.n	8007212 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071cc:	f000 f916 	bl	80073fc <prvIsQueueEmpty>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d017      	beq.n	8007206 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d8:	3324      	adds	r3, #36	@ 0x24
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	4611      	mov	r1, r2
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 fdb0 	bl	8007d44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071e6:	f000 f8b7 	bl	8007358 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80071ea:	f000 fbe5 	bl	80079b8 <xTaskResumeAll>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d189      	bne.n	8007108 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80071f4:	4b0f      	ldr	r3, [pc, #60]	@ (8007234 <xQueueReceive+0x1c0>)
 80071f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071fa:	601a      	str	r2, [r3, #0]
 80071fc:	f3bf 8f4f 	dsb	sy
 8007200:	f3bf 8f6f 	isb	sy
 8007204:	e780      	b.n	8007108 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007208:	f000 f8a6 	bl	8007358 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800720c:	f000 fbd4 	bl	80079b8 <xTaskResumeAll>
 8007210:	e77a      	b.n	8007108 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007214:	f000 f8a0 	bl	8007358 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007218:	f000 fbce 	bl	80079b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800721c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800721e:	f000 f8ed 	bl	80073fc <prvIsQueueEmpty>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	f43f af6f 	beq.w	8007108 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800722a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800722c:	4618      	mov	r0, r3
 800722e:	3730      	adds	r7, #48	@ 0x30
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	e000ed04 	.word	0xe000ed04

08007238 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007244:	2300      	movs	r3, #0
 8007246:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10d      	bne.n	8007272 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d14d      	bne.n	80072fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	4618      	mov	r0, r3
 8007264:	f000 ff9e 	bl	80081a4 <xTaskPriorityDisinherit>
 8007268:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	609a      	str	r2, [r3, #8]
 8007270:	e043      	b.n	80072fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d119      	bne.n	80072ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6858      	ldr	r0, [r3, #4]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007280:	461a      	mov	r2, r3
 8007282:	68b9      	ldr	r1, [r7, #8]
 8007284:	f003 fc31 	bl	800aaea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007290:	441a      	add	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d32b      	bcc.n	80072fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	605a      	str	r2, [r3, #4]
 80072aa:	e026      	b.n	80072fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	68d8      	ldr	r0, [r3, #12]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b4:	461a      	mov	r2, r3
 80072b6:	68b9      	ldr	r1, [r7, #8]
 80072b8:	f003 fc17 	bl	800aaea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	68da      	ldr	r2, [r3, #12]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c4:	425b      	negs	r3, r3
 80072c6:	441a      	add	r2, r3
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	68da      	ldr	r2, [r3, #12]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d207      	bcs.n	80072e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	689a      	ldr	r2, [r3, #8]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e0:	425b      	negs	r3, r3
 80072e2:	441a      	add	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d105      	bne.n	80072fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1c5a      	adds	r2, r3, #1
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007302:	697b      	ldr	r3, [r7, #20]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3718      	adds	r7, #24
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731a:	2b00      	cmp	r3, #0
 800731c:	d018      	beq.n	8007350 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68da      	ldr	r2, [r3, #12]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007326:	441a      	add	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	429a      	cmp	r2, r3
 8007336:	d303      	bcc.n	8007340 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68d9      	ldr	r1, [r3, #12]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007348:	461a      	mov	r2, r3
 800734a:	6838      	ldr	r0, [r7, #0]
 800734c:	f003 fbcd 	bl	800aaea <memcpy>
	}
}
 8007350:	bf00      	nop
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007360:	f001 fc72 	bl	8008c48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800736a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800736c:	e011      	b.n	8007392 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007372:	2b00      	cmp	r3, #0
 8007374:	d012      	beq.n	800739c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	3324      	adds	r3, #36	@ 0x24
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fd34 	bl	8007de8 <xTaskRemoveFromEventList>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007386:	f000 fe0d 	bl	8007fa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
 800738c:	3b01      	subs	r3, #1
 800738e:	b2db      	uxtb	r3, r3
 8007390:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007396:	2b00      	cmp	r3, #0
 8007398:	dce9      	bgt.n	800736e <prvUnlockQueue+0x16>
 800739a:	e000      	b.n	800739e <prvUnlockQueue+0x46>
					break;
 800739c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	22ff      	movs	r2, #255	@ 0xff
 80073a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80073a6:	f001 fc81 	bl	8008cac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80073aa:	f001 fc4d 	bl	8008c48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80073b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073b6:	e011      	b.n	80073dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d012      	beq.n	80073e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	3310      	adds	r3, #16
 80073c4:	4618      	mov	r0, r3
 80073c6:	f000 fd0f 	bl	8007de8 <xTaskRemoveFromEventList>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80073d0:	f000 fde8 	bl	8007fa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80073d4:	7bbb      	ldrb	r3, [r7, #14]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	dce9      	bgt.n	80073b8 <prvUnlockQueue+0x60>
 80073e4:	e000      	b.n	80073e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80073e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	22ff      	movs	r2, #255	@ 0xff
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80073f0:	f001 fc5c 	bl	8008cac <vPortExitCritical>
}
 80073f4:	bf00      	nop
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007404:	f001 fc20 	bl	8008c48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740c:	2b00      	cmp	r3, #0
 800740e:	d102      	bne.n	8007416 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007410:	2301      	movs	r3, #1
 8007412:	60fb      	str	r3, [r7, #12]
 8007414:	e001      	b.n	800741a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007416:	2300      	movs	r3, #0
 8007418:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800741a:	f001 fc47 	bl	8008cac <vPortExitCritical>

	return xReturn;
 800741e:	68fb      	ldr	r3, [r7, #12]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007430:	f001 fc0a 	bl	8008c48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800743c:	429a      	cmp	r2, r3
 800743e:	d102      	bne.n	8007446 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007440:	2301      	movs	r3, #1
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	e001      	b.n	800744a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007446:	2300      	movs	r3, #0
 8007448:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800744a:	f001 fc2f 	bl	8008cac <vPortExitCritical>

	return xReturn;
 800744e:	68fb      	ldr	r3, [r7, #12]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007462:	2300      	movs	r3, #0
 8007464:	60fb      	str	r3, [r7, #12]
 8007466:	e014      	b.n	8007492 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007468:	4a0f      	ldr	r2, [pc, #60]	@ (80074a8 <vQueueAddToRegistry+0x50>)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10b      	bne.n	800748c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007474:	490c      	ldr	r1, [pc, #48]	@ (80074a8 <vQueueAddToRegistry+0x50>)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800747e:	4a0a      	ldr	r2, [pc, #40]	@ (80074a8 <vQueueAddToRegistry+0x50>)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	00db      	lsls	r3, r3, #3
 8007484:	4413      	add	r3, r2
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800748a:	e006      	b.n	800749a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	3301      	adds	r3, #1
 8007490:	60fb      	str	r3, [r7, #12]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2b07      	cmp	r3, #7
 8007496:	d9e7      	bls.n	8007468 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007498:	bf00      	nop
 800749a:	bf00      	nop
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	200060d8 	.word	0x200060d8

080074ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80074bc:	f001 fbc4 	bl	8008c48 <vPortEnterCritical>
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074c6:	b25b      	sxtb	r3, r3
 80074c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074cc:	d103      	bne.n	80074d6 <vQueueWaitForMessageRestricted+0x2a>
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074dc:	b25b      	sxtb	r3, r3
 80074de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074e2:	d103      	bne.n	80074ec <vQueueWaitForMessageRestricted+0x40>
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074ec:	f001 fbde 	bl	8008cac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d106      	bne.n	8007506 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	3324      	adds	r3, #36	@ 0x24
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	68b9      	ldr	r1, [r7, #8]
 8007500:	4618      	mov	r0, r3
 8007502:	f000 fc45 	bl	8007d90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007506:	6978      	ldr	r0, [r7, #20]
 8007508:	f7ff ff26 	bl	8007358 <prvUnlockQueue>
	}
 800750c:	bf00      	nop
 800750e:	3718      	adds	r7, #24
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08e      	sub	sp, #56	@ 0x38
 8007518:	af04      	add	r7, sp, #16
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007524:	2b00      	cmp	r3, #0
 8007526:	d10b      	bne.n	8007540 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752c:	f383 8811 	msr	BASEPRI, r3
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	623b      	str	r3, [r7, #32]
}
 800753a:	bf00      	nop
 800753c:	bf00      	nop
 800753e:	e7fd      	b.n	800753c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10b      	bne.n	800755e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	61fb      	str	r3, [r7, #28]
}
 8007558:	bf00      	nop
 800755a:	bf00      	nop
 800755c:	e7fd      	b.n	800755a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800755e:	235c      	movs	r3, #92	@ 0x5c
 8007560:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	2b5c      	cmp	r3, #92	@ 0x5c
 8007566:	d00b      	beq.n	8007580 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756c:	f383 8811 	msr	BASEPRI, r3
 8007570:	f3bf 8f6f 	isb	sy
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	61bb      	str	r3, [r7, #24]
}
 800757a:	bf00      	nop
 800757c:	bf00      	nop
 800757e:	e7fd      	b.n	800757c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007580:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007584:	2b00      	cmp	r3, #0
 8007586:	d01e      	beq.n	80075c6 <xTaskCreateStatic+0xb2>
 8007588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800758a:	2b00      	cmp	r3, #0
 800758c:	d01b      	beq.n	80075c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800758e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007590:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007594:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007596:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759a:	2202      	movs	r2, #2
 800759c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80075a0:	2300      	movs	r3, #0
 80075a2:	9303      	str	r3, [sp, #12]
 80075a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a6:	9302      	str	r3, [sp, #8]
 80075a8:	f107 0314 	add.w	r3, r7, #20
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	687a      	ldr	r2, [r7, #4]
 80075b6:	68b9      	ldr	r1, [r7, #8]
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f850 	bl	800765e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80075c0:	f000 f8de 	bl	8007780 <prvAddNewTaskToReadyList>
 80075c4:	e001      	b.n	80075ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80075c6:	2300      	movs	r3, #0
 80075c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80075ca:	697b      	ldr	r3, [r7, #20]
	}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3728      	adds	r7, #40	@ 0x28
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b08c      	sub	sp, #48	@ 0x30
 80075d8:	af04      	add	r7, sp, #16
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	603b      	str	r3, [r7, #0]
 80075e0:	4613      	mov	r3, r2
 80075e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80075e4:	88fb      	ldrh	r3, [r7, #6]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	4618      	mov	r0, r3
 80075ea:	f001 fc4f 	bl	8008e8c <pvPortMalloc>
 80075ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00e      	beq.n	8007614 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80075f6:	205c      	movs	r0, #92	@ 0x5c
 80075f8:	f001 fc48 	bl	8008e8c <pvPortMalloc>
 80075fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d003      	beq.n	800760c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	631a      	str	r2, [r3, #48]	@ 0x30
 800760a:	e005      	b.n	8007618 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800760c:	6978      	ldr	r0, [r7, #20]
 800760e:	f001 fd0b 	bl	8009028 <vPortFree>
 8007612:	e001      	b.n	8007618 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007614:	2300      	movs	r3, #0
 8007616:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d017      	beq.n	800764e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	2200      	movs	r2, #0
 8007622:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007626:	88fa      	ldrh	r2, [r7, #6]
 8007628:	2300      	movs	r3, #0
 800762a:	9303      	str	r3, [sp, #12]
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	9302      	str	r3, [sp, #8]
 8007630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	68b9      	ldr	r1, [r7, #8]
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 f80e 	bl	800765e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007642:	69f8      	ldr	r0, [r7, #28]
 8007644:	f000 f89c 	bl	8007780 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007648:	2301      	movs	r3, #1
 800764a:	61bb      	str	r3, [r7, #24]
 800764c:	e002      	b.n	8007654 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800764e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007652:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007654:	69bb      	ldr	r3, [r7, #24]
	}
 8007656:	4618      	mov	r0, r3
 8007658:	3720      	adds	r7, #32
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}

0800765e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b088      	sub	sp, #32
 8007662:	af00      	add	r7, sp, #0
 8007664:	60f8      	str	r0, [r7, #12]
 8007666:	60b9      	str	r1, [r7, #8]
 8007668:	607a      	str	r2, [r7, #4]
 800766a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800766c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	461a      	mov	r2, r3
 8007676:	21a5      	movs	r1, #165	@ 0xa5
 8007678:	f003 f968 	bl	800a94c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800767c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007686:	3b01      	subs	r3, #1
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4413      	add	r3, r2
 800768c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	f023 0307 	bic.w	r3, r3, #7
 8007694:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	f003 0307 	and.w	r3, r3, #7
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00b      	beq.n	80076b8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	617b      	str	r3, [r7, #20]
}
 80076b2:	bf00      	nop
 80076b4:	bf00      	nop
 80076b6:	e7fd      	b.n	80076b4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d01f      	beq.n	80076fe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076be:	2300      	movs	r3, #0
 80076c0:	61fb      	str	r3, [r7, #28]
 80076c2:	e012      	b.n	80076ea <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	4413      	add	r3, r2
 80076ca:	7819      	ldrb	r1, [r3, #0]
 80076cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	4413      	add	r3, r2
 80076d2:	3334      	adds	r3, #52	@ 0x34
 80076d4:	460a      	mov	r2, r1
 80076d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80076d8:	68ba      	ldr	r2, [r7, #8]
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	4413      	add	r3, r2
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d006      	beq.n	80076f2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	3301      	adds	r3, #1
 80076e8:	61fb      	str	r3, [r7, #28]
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	2b0f      	cmp	r3, #15
 80076ee:	d9e9      	bls.n	80076c4 <prvInitialiseNewTask+0x66>
 80076f0:	e000      	b.n	80076f4 <prvInitialiseNewTask+0x96>
			{
				break;
 80076f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076fc:	e003      	b.n	8007706 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80076fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007708:	2b37      	cmp	r3, #55	@ 0x37
 800770a:	d901      	bls.n	8007710 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800770c:	2337      	movs	r3, #55	@ 0x37
 800770e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007712:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007714:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007718:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800771a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800771c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771e:	2200      	movs	r2, #0
 8007720:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007724:	3304      	adds	r3, #4
 8007726:	4618      	mov	r0, r3
 8007728:	f7ff f966 	bl	80069f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	3318      	adds	r3, #24
 8007730:	4618      	mov	r0, r3
 8007732:	f7ff f961 	bl	80069f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800773c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007744:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800774a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	2200      	movs	r2, #0
 8007750:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007754:	2200      	movs	r2, #0
 8007756:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	68f9      	ldr	r1, [r7, #12]
 800775e:	69b8      	ldr	r0, [r7, #24]
 8007760:	f001 f93e 	bl	80089e0 <pxPortInitialiseStack>
 8007764:	4602      	mov	r2, r0
 8007766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007768:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800776a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776c:	2b00      	cmp	r3, #0
 800776e:	d002      	beq.n	8007776 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007776:	bf00      	nop
 8007778:	3720      	adds	r7, #32
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007788:	f001 fa5e 	bl	8008c48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800778c:	4b2d      	ldr	r3, [pc, #180]	@ (8007844 <prvAddNewTaskToReadyList+0xc4>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3301      	adds	r3, #1
 8007792:	4a2c      	ldr	r2, [pc, #176]	@ (8007844 <prvAddNewTaskToReadyList+0xc4>)
 8007794:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007796:	4b2c      	ldr	r3, [pc, #176]	@ (8007848 <prvAddNewTaskToReadyList+0xc8>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800779e:	4a2a      	ldr	r2, [pc, #168]	@ (8007848 <prvAddNewTaskToReadyList+0xc8>)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80077a4:	4b27      	ldr	r3, [pc, #156]	@ (8007844 <prvAddNewTaskToReadyList+0xc4>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d110      	bne.n	80077ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80077ac:	f000 fc1e 	bl	8007fec <prvInitialiseTaskLists>
 80077b0:	e00d      	b.n	80077ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80077b2:	4b26      	ldr	r3, [pc, #152]	@ (800784c <prvAddNewTaskToReadyList+0xcc>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d109      	bne.n	80077ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80077ba:	4b23      	ldr	r3, [pc, #140]	@ (8007848 <prvAddNewTaskToReadyList+0xc8>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d802      	bhi.n	80077ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80077c8:	4a1f      	ldr	r2, [pc, #124]	@ (8007848 <prvAddNewTaskToReadyList+0xc8>)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80077ce:	4b20      	ldr	r3, [pc, #128]	@ (8007850 <prvAddNewTaskToReadyList+0xd0>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	3301      	adds	r3, #1
 80077d4:	4a1e      	ldr	r2, [pc, #120]	@ (8007850 <prvAddNewTaskToReadyList+0xd0>)
 80077d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80077d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007850 <prvAddNewTaskToReadyList+0xd0>)
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e4:	4b1b      	ldr	r3, [pc, #108]	@ (8007854 <prvAddNewTaskToReadyList+0xd4>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d903      	bls.n	80077f4 <prvAddNewTaskToReadyList+0x74>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f0:	4a18      	ldr	r2, [pc, #96]	@ (8007854 <prvAddNewTaskToReadyList+0xd4>)
 80077f2:	6013      	str	r3, [r2, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f8:	4613      	mov	r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4413      	add	r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4a15      	ldr	r2, [pc, #84]	@ (8007858 <prvAddNewTaskToReadyList+0xd8>)
 8007802:	441a      	add	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3304      	adds	r3, #4
 8007808:	4619      	mov	r1, r3
 800780a:	4610      	mov	r0, r2
 800780c:	f7ff f901 	bl	8006a12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007810:	f001 fa4c 	bl	8008cac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007814:	4b0d      	ldr	r3, [pc, #52]	@ (800784c <prvAddNewTaskToReadyList+0xcc>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00e      	beq.n	800783a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800781c:	4b0a      	ldr	r3, [pc, #40]	@ (8007848 <prvAddNewTaskToReadyList+0xc8>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007826:	429a      	cmp	r2, r3
 8007828:	d207      	bcs.n	800783a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800782a:	4b0c      	ldr	r3, [pc, #48]	@ (800785c <prvAddNewTaskToReadyList+0xdc>)
 800782c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	f3bf 8f4f 	dsb	sy
 8007836:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800783a:	bf00      	nop
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	200065ec 	.word	0x200065ec
 8007848:	20006118 	.word	0x20006118
 800784c:	200065f8 	.word	0x200065f8
 8007850:	20006608 	.word	0x20006608
 8007854:	200065f4 	.word	0x200065f4
 8007858:	2000611c 	.word	0x2000611c
 800785c:	e000ed04 	.word	0xe000ed04

08007860 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007868:	2300      	movs	r3, #0
 800786a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d018      	beq.n	80078a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007872:	4b14      	ldr	r3, [pc, #80]	@ (80078c4 <vTaskDelay+0x64>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00b      	beq.n	8007892 <vTaskDelay+0x32>
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	60bb      	str	r3, [r7, #8]
}
 800788c:	bf00      	nop
 800788e:	bf00      	nop
 8007890:	e7fd      	b.n	800788e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007892:	f000 f883 	bl	800799c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007896:	2100      	movs	r1, #0
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 fcf3 	bl	8008284 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800789e:	f000 f88b 	bl	80079b8 <xTaskResumeAll>
 80078a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d107      	bne.n	80078ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80078aa:	4b07      	ldr	r3, [pc, #28]	@ (80078c8 <vTaskDelay+0x68>)
 80078ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078b0:	601a      	str	r2, [r3, #0]
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078ba:	bf00      	nop
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20006614 	.word	0x20006614
 80078c8:	e000ed04 	.word	0xe000ed04

080078cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08a      	sub	sp, #40	@ 0x28
 80078d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80078d2:	2300      	movs	r3, #0
 80078d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80078d6:	2300      	movs	r3, #0
 80078d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80078da:	463a      	mov	r2, r7
 80078dc:	1d39      	adds	r1, r7, #4
 80078de:	f107 0308 	add.w	r3, r7, #8
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff f834 	bl	8006950 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80078e8:	6839      	ldr	r1, [r7, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	9202      	str	r2, [sp, #8]
 80078f0:	9301      	str	r3, [sp, #4]
 80078f2:	2300      	movs	r3, #0
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	2300      	movs	r3, #0
 80078f8:	460a      	mov	r2, r1
 80078fa:	4922      	ldr	r1, [pc, #136]	@ (8007984 <vTaskStartScheduler+0xb8>)
 80078fc:	4822      	ldr	r0, [pc, #136]	@ (8007988 <vTaskStartScheduler+0xbc>)
 80078fe:	f7ff fe09 	bl	8007514 <xTaskCreateStatic>
 8007902:	4603      	mov	r3, r0
 8007904:	4a21      	ldr	r2, [pc, #132]	@ (800798c <vTaskStartScheduler+0xc0>)
 8007906:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007908:	4b20      	ldr	r3, [pc, #128]	@ (800798c <vTaskStartScheduler+0xc0>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d002      	beq.n	8007916 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007910:	2301      	movs	r3, #1
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	e001      	b.n	800791a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007916:	2300      	movs	r3, #0
 8007918:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d102      	bne.n	8007926 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007920:	f000 fd04 	bl	800832c <xTimerCreateTimerTask>
 8007924:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d116      	bne.n	800795a <vTaskStartScheduler+0x8e>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	613b      	str	r3, [r7, #16]
}
 800793e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007940:	4b13      	ldr	r3, [pc, #76]	@ (8007990 <vTaskStartScheduler+0xc4>)
 8007942:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007946:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007948:	4b12      	ldr	r3, [pc, #72]	@ (8007994 <vTaskStartScheduler+0xc8>)
 800794a:	2201      	movs	r2, #1
 800794c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800794e:	4b12      	ldr	r3, [pc, #72]	@ (8007998 <vTaskStartScheduler+0xcc>)
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007954:	f001 f8d4 	bl	8008b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007958:	e00f      	b.n	800797a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007960:	d10b      	bne.n	800797a <vTaskStartScheduler+0xae>
	__asm volatile
 8007962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	60fb      	str	r3, [r7, #12]
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop
 8007978:	e7fd      	b.n	8007976 <vTaskStartScheduler+0xaa>
}
 800797a:	bf00      	nop
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	0800b3f4 	.word	0x0800b3f4
 8007988:	08007fbd 	.word	0x08007fbd
 800798c:	20006610 	.word	0x20006610
 8007990:	2000660c 	.word	0x2000660c
 8007994:	200065f8 	.word	0x200065f8
 8007998:	200065f0 	.word	0x200065f0

0800799c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800799c:	b480      	push	{r7}
 800799e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80079a0:	4b04      	ldr	r3, [pc, #16]	@ (80079b4 <vTaskSuspendAll+0x18>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3301      	adds	r3, #1
 80079a6:	4a03      	ldr	r2, [pc, #12]	@ (80079b4 <vTaskSuspendAll+0x18>)
 80079a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80079aa:	bf00      	nop
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	20006614 	.word	0x20006614

080079b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079be:	2300      	movs	r3, #0
 80079c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80079c2:	2300      	movs	r3, #0
 80079c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80079c6:	4b42      	ldr	r3, [pc, #264]	@ (8007ad0 <xTaskResumeAll+0x118>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10b      	bne.n	80079e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80079ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d2:	f383 8811 	msr	BASEPRI, r3
 80079d6:	f3bf 8f6f 	isb	sy
 80079da:	f3bf 8f4f 	dsb	sy
 80079de:	603b      	str	r3, [r7, #0]
}
 80079e0:	bf00      	nop
 80079e2:	bf00      	nop
 80079e4:	e7fd      	b.n	80079e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80079e6:	f001 f92f 	bl	8008c48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80079ea:	4b39      	ldr	r3, [pc, #228]	@ (8007ad0 <xTaskResumeAll+0x118>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3b01      	subs	r3, #1
 80079f0:	4a37      	ldr	r2, [pc, #220]	@ (8007ad0 <xTaskResumeAll+0x118>)
 80079f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079f4:	4b36      	ldr	r3, [pc, #216]	@ (8007ad0 <xTaskResumeAll+0x118>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d162      	bne.n	8007ac2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80079fc:	4b35      	ldr	r3, [pc, #212]	@ (8007ad4 <xTaskResumeAll+0x11c>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d05e      	beq.n	8007ac2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a04:	e02f      	b.n	8007a66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a06:	4b34      	ldr	r3, [pc, #208]	@ (8007ad8 <xTaskResumeAll+0x120>)
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	3318      	adds	r3, #24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff f85a 	bl	8006acc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7ff f855 	bl	8006acc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a26:	4b2d      	ldr	r3, [pc, #180]	@ (8007adc <xTaskResumeAll+0x124>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d903      	bls.n	8007a36 <xTaskResumeAll+0x7e>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a32:	4a2a      	ldr	r2, [pc, #168]	@ (8007adc <xTaskResumeAll+0x124>)
 8007a34:	6013      	str	r3, [r2, #0]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	4413      	add	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4a27      	ldr	r2, [pc, #156]	@ (8007ae0 <xTaskResumeAll+0x128>)
 8007a44:	441a      	add	r2, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	3304      	adds	r3, #4
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	f7fe ffe0 	bl	8006a12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a56:	4b23      	ldr	r3, [pc, #140]	@ (8007ae4 <xTaskResumeAll+0x12c>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d302      	bcc.n	8007a66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007a60:	4b21      	ldr	r3, [pc, #132]	@ (8007ae8 <xTaskResumeAll+0x130>)
 8007a62:	2201      	movs	r2, #1
 8007a64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a66:	4b1c      	ldr	r3, [pc, #112]	@ (8007ad8 <xTaskResumeAll+0x120>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1cb      	bne.n	8007a06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007a74:	f000 fb58 	bl	8008128 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007a78:	4b1c      	ldr	r3, [pc, #112]	@ (8007aec <xTaskResumeAll+0x134>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d010      	beq.n	8007aa6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007a84:	f000 f846 	bl	8007b14 <xTaskIncrementTick>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d002      	beq.n	8007a94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007a8e:	4b16      	ldr	r3, [pc, #88]	@ (8007ae8 <xTaskResumeAll+0x130>)
 8007a90:	2201      	movs	r2, #1
 8007a92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	3b01      	subs	r3, #1
 8007a98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1f1      	bne.n	8007a84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007aa0:	4b12      	ldr	r3, [pc, #72]	@ (8007aec <xTaskResumeAll+0x134>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007aa6:	4b10      	ldr	r3, [pc, #64]	@ (8007ae8 <xTaskResumeAll+0x130>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d009      	beq.n	8007ac2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8007af0 <xTaskResumeAll+0x138>)
 8007ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	f3bf 8f4f 	dsb	sy
 8007abe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ac2:	f001 f8f3 	bl	8008cac <vPortExitCritical>

	return xAlreadyYielded;
 8007ac6:	68bb      	ldr	r3, [r7, #8]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	20006614 	.word	0x20006614
 8007ad4:	200065ec 	.word	0x200065ec
 8007ad8:	200065ac 	.word	0x200065ac
 8007adc:	200065f4 	.word	0x200065f4
 8007ae0:	2000611c 	.word	0x2000611c
 8007ae4:	20006118 	.word	0x20006118
 8007ae8:	20006600 	.word	0x20006600
 8007aec:	200065fc 	.word	0x200065fc
 8007af0:	e000ed04 	.word	0xe000ed04

08007af4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007afa:	4b05      	ldr	r3, [pc, #20]	@ (8007b10 <xTaskGetTickCount+0x1c>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b00:	687b      	ldr	r3, [r7, #4]
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	370c      	adds	r7, #12
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	200065f0 	.word	0x200065f0

08007b14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b086      	sub	sp, #24
 8007b18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8007c5c <xTaskIncrementTick+0x148>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f040 8090 	bne.w	8007c48 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b28:	4b4d      	ldr	r3, [pc, #308]	@ (8007c60 <xTaskIncrementTick+0x14c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b30:	4a4b      	ldr	r2, [pc, #300]	@ (8007c60 <xTaskIncrementTick+0x14c>)
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d121      	bne.n	8007b80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b3c:	4b49      	ldr	r3, [pc, #292]	@ (8007c64 <xTaskIncrementTick+0x150>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00b      	beq.n	8007b5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	603b      	str	r3, [r7, #0]
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	e7fd      	b.n	8007b5a <xTaskIncrementTick+0x46>
 8007b5e:	4b41      	ldr	r3, [pc, #260]	@ (8007c64 <xTaskIncrementTick+0x150>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	4b40      	ldr	r3, [pc, #256]	@ (8007c68 <xTaskIncrementTick+0x154>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a3e      	ldr	r2, [pc, #248]	@ (8007c64 <xTaskIncrementTick+0x150>)
 8007b6a:	6013      	str	r3, [r2, #0]
 8007b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c68 <xTaskIncrementTick+0x154>)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6013      	str	r3, [r2, #0]
 8007b72:	4b3e      	ldr	r3, [pc, #248]	@ (8007c6c <xTaskIncrementTick+0x158>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3301      	adds	r3, #1
 8007b78:	4a3c      	ldr	r2, [pc, #240]	@ (8007c6c <xTaskIncrementTick+0x158>)
 8007b7a:	6013      	str	r3, [r2, #0]
 8007b7c:	f000 fad4 	bl	8008128 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b80:	4b3b      	ldr	r3, [pc, #236]	@ (8007c70 <xTaskIncrementTick+0x15c>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d349      	bcc.n	8007c1e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b8a:	4b36      	ldr	r3, [pc, #216]	@ (8007c64 <xTaskIncrementTick+0x150>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d104      	bne.n	8007b9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b94:	4b36      	ldr	r3, [pc, #216]	@ (8007c70 <xTaskIncrementTick+0x15c>)
 8007b96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b9a:	601a      	str	r2, [r3, #0]
					break;
 8007b9c:	e03f      	b.n	8007c1e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b9e:	4b31      	ldr	r3, [pc, #196]	@ (8007c64 <xTaskIncrementTick+0x150>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d203      	bcs.n	8007bbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8007c70 <xTaskIncrementTick+0x15c>)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007bbc:	e02f      	b.n	8007c1e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fe ff82 	bl	8006acc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d004      	beq.n	8007bda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	3318      	adds	r3, #24
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f7fe ff79 	bl	8006acc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bde:	4b25      	ldr	r3, [pc, #148]	@ (8007c74 <xTaskIncrementTick+0x160>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d903      	bls.n	8007bee <xTaskIncrementTick+0xda>
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bea:	4a22      	ldr	r2, [pc, #136]	@ (8007c74 <xTaskIncrementTick+0x160>)
 8007bec:	6013      	str	r3, [r2, #0]
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8007c78 <xTaskIncrementTick+0x164>)
 8007bfc:	441a      	add	r2, r3
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	3304      	adds	r3, #4
 8007c02:	4619      	mov	r1, r3
 8007c04:	4610      	mov	r0, r2
 8007c06:	f7fe ff04 	bl	8006a12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8007c7c <xTaskIncrementTick+0x168>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d3b8      	bcc.n	8007b8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c1c:	e7b5      	b.n	8007b8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c1e:	4b17      	ldr	r3, [pc, #92]	@ (8007c7c <xTaskIncrementTick+0x168>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c24:	4914      	ldr	r1, [pc, #80]	@ (8007c78 <xTaskIncrementTick+0x164>)
 8007c26:	4613      	mov	r3, r2
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	440b      	add	r3, r1
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d901      	bls.n	8007c3a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007c36:	2301      	movs	r3, #1
 8007c38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c3a:	4b11      	ldr	r3, [pc, #68]	@ (8007c80 <xTaskIncrementTick+0x16c>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d007      	beq.n	8007c52 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007c42:	2301      	movs	r3, #1
 8007c44:	617b      	str	r3, [r7, #20]
 8007c46:	e004      	b.n	8007c52 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c48:	4b0e      	ldr	r3, [pc, #56]	@ (8007c84 <xTaskIncrementTick+0x170>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8007c84 <xTaskIncrementTick+0x170>)
 8007c50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c52:	697b      	ldr	r3, [r7, #20]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3718      	adds	r7, #24
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	20006614 	.word	0x20006614
 8007c60:	200065f0 	.word	0x200065f0
 8007c64:	200065a4 	.word	0x200065a4
 8007c68:	200065a8 	.word	0x200065a8
 8007c6c:	20006604 	.word	0x20006604
 8007c70:	2000660c 	.word	0x2000660c
 8007c74:	200065f4 	.word	0x200065f4
 8007c78:	2000611c 	.word	0x2000611c
 8007c7c:	20006118 	.word	0x20006118
 8007c80:	20006600 	.word	0x20006600
 8007c84:	200065fc 	.word	0x200065fc

08007c88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007c8e:	4b28      	ldr	r3, [pc, #160]	@ (8007d30 <vTaskSwitchContext+0xa8>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d003      	beq.n	8007c9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c96:	4b27      	ldr	r3, [pc, #156]	@ (8007d34 <vTaskSwitchContext+0xac>)
 8007c98:	2201      	movs	r2, #1
 8007c9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c9c:	e042      	b.n	8007d24 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007c9e:	4b25      	ldr	r3, [pc, #148]	@ (8007d34 <vTaskSwitchContext+0xac>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca4:	4b24      	ldr	r3, [pc, #144]	@ (8007d38 <vTaskSwitchContext+0xb0>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	60fb      	str	r3, [r7, #12]
 8007caa:	e011      	b.n	8007cd0 <vTaskSwitchContext+0x48>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10b      	bne.n	8007cca <vTaskSwitchContext+0x42>
	__asm volatile
 8007cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb6:	f383 8811 	msr	BASEPRI, r3
 8007cba:	f3bf 8f6f 	isb	sy
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	607b      	str	r3, [r7, #4]
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop
 8007cc8:	e7fd      	b.n	8007cc6 <vTaskSwitchContext+0x3e>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	491a      	ldr	r1, [pc, #104]	@ (8007d3c <vTaskSwitchContext+0xb4>)
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	4413      	add	r3, r2
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	440b      	add	r3, r1
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d0e3      	beq.n	8007cac <vTaskSwitchContext+0x24>
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	4413      	add	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4a13      	ldr	r2, [pc, #76]	@ (8007d3c <vTaskSwitchContext+0xb4>)
 8007cf0:	4413      	add	r3, r2
 8007cf2:	60bb      	str	r3, [r7, #8]
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	685a      	ldr	r2, [r3, #4]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	605a      	str	r2, [r3, #4]
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	685a      	ldr	r2, [r3, #4]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	3308      	adds	r3, #8
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d104      	bne.n	8007d14 <vTaskSwitchContext+0x8c>
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	605a      	str	r2, [r3, #4]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	4a09      	ldr	r2, [pc, #36]	@ (8007d40 <vTaskSwitchContext+0xb8>)
 8007d1c:	6013      	str	r3, [r2, #0]
 8007d1e:	4a06      	ldr	r2, [pc, #24]	@ (8007d38 <vTaskSwitchContext+0xb0>)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6013      	str	r3, [r2, #0]
}
 8007d24:	bf00      	nop
 8007d26:	3714      	adds	r7, #20
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	20006614 	.word	0x20006614
 8007d34:	20006600 	.word	0x20006600
 8007d38:	200065f4 	.word	0x200065f4
 8007d3c:	2000611c 	.word	0x2000611c
 8007d40:	20006118 	.word	0x20006118

08007d44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d10b      	bne.n	8007d6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	60fb      	str	r3, [r7, #12]
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	e7fd      	b.n	8007d68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d6c:	4b07      	ldr	r3, [pc, #28]	@ (8007d8c <vTaskPlaceOnEventList+0x48>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	3318      	adds	r3, #24
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7fe fe70 	bl	8006a5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d7a:	2101      	movs	r1, #1
 8007d7c:	6838      	ldr	r0, [r7, #0]
 8007d7e:	f000 fa81 	bl	8008284 <prvAddCurrentTaskToDelayedList>
}
 8007d82:	bf00      	nop
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	20006118 	.word	0x20006118

08007d90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10b      	bne.n	8007dba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da6:	f383 8811 	msr	BASEPRI, r3
 8007daa:	f3bf 8f6f 	isb	sy
 8007dae:	f3bf 8f4f 	dsb	sy
 8007db2:	617b      	str	r3, [r7, #20]
}
 8007db4:	bf00      	nop
 8007db6:	bf00      	nop
 8007db8:	e7fd      	b.n	8007db6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007dba:	4b0a      	ldr	r3, [pc, #40]	@ (8007de4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	3318      	adds	r3, #24
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7fe fe25 	bl	8006a12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d002      	beq.n	8007dd4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007dce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007dd2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007dd4:	6879      	ldr	r1, [r7, #4]
 8007dd6:	68b8      	ldr	r0, [r7, #8]
 8007dd8:	f000 fa54 	bl	8008284 <prvAddCurrentTaskToDelayedList>
	}
 8007ddc:	bf00      	nop
 8007dde:	3718      	adds	r7, #24
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20006118 	.word	0x20006118

08007de8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b086      	sub	sp, #24
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10b      	bne.n	8007e16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	60fb      	str	r3, [r7, #12]
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	e7fd      	b.n	8007e12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	3318      	adds	r3, #24
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7fe fe56 	bl	8006acc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e20:	4b1d      	ldr	r3, [pc, #116]	@ (8007e98 <xTaskRemoveFromEventList+0xb0>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d11d      	bne.n	8007e64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	3304      	adds	r3, #4
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fe fe4d 	bl	8006acc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e36:	4b19      	ldr	r3, [pc, #100]	@ (8007e9c <xTaskRemoveFromEventList+0xb4>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d903      	bls.n	8007e46 <xTaskRemoveFromEventList+0x5e>
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e42:	4a16      	ldr	r2, [pc, #88]	@ (8007e9c <xTaskRemoveFromEventList+0xb4>)
 8007e44:	6013      	str	r3, [r2, #0]
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	4a13      	ldr	r2, [pc, #76]	@ (8007ea0 <xTaskRemoveFromEventList+0xb8>)
 8007e54:	441a      	add	r2, r3
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	3304      	adds	r3, #4
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f7fe fdd8 	bl	8006a12 <vListInsertEnd>
 8007e62:	e005      	b.n	8007e70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	3318      	adds	r3, #24
 8007e68:	4619      	mov	r1, r3
 8007e6a:	480e      	ldr	r0, [pc, #56]	@ (8007ea4 <xTaskRemoveFromEventList+0xbc>)
 8007e6c:	f7fe fdd1 	bl	8006a12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e74:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea8 <xTaskRemoveFromEventList+0xc0>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d905      	bls.n	8007e8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007e82:	4b0a      	ldr	r3, [pc, #40]	@ (8007eac <xTaskRemoveFromEventList+0xc4>)
 8007e84:	2201      	movs	r2, #1
 8007e86:	601a      	str	r2, [r3, #0]
 8007e88:	e001      	b.n	8007e8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007e8e:	697b      	ldr	r3, [r7, #20]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3718      	adds	r7, #24
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20006614 	.word	0x20006614
 8007e9c:	200065f4 	.word	0x200065f4
 8007ea0:	2000611c 	.word	0x2000611c
 8007ea4:	200065ac 	.word	0x200065ac
 8007ea8:	20006118 	.word	0x20006118
 8007eac:	20006600 	.word	0x20006600

08007eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007eb8:	4b06      	ldr	r3, [pc, #24]	@ (8007ed4 <vTaskInternalSetTimeOutState+0x24>)
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ec0:	4b05      	ldr	r3, [pc, #20]	@ (8007ed8 <vTaskInternalSetTimeOutState+0x28>)
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	605a      	str	r2, [r3, #4]
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr
 8007ed4:	20006604 	.word	0x20006604
 8007ed8:	200065f0 	.word	0x200065f0

08007edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b088      	sub	sp, #32
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10b      	bne.n	8007f04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef0:	f383 8811 	msr	BASEPRI, r3
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	613b      	str	r3, [r7, #16]
}
 8007efe:	bf00      	nop
 8007f00:	bf00      	nop
 8007f02:	e7fd      	b.n	8007f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10b      	bne.n	8007f22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	60fb      	str	r3, [r7, #12]
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	e7fd      	b.n	8007f1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007f22:	f000 fe91 	bl	8008c48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f26:	4b1d      	ldr	r3, [pc, #116]	@ (8007f9c <xTaskCheckForTimeOut+0xc0>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	69ba      	ldr	r2, [r7, #24]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f3e:	d102      	bne.n	8007f46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f40:	2300      	movs	r3, #0
 8007f42:	61fb      	str	r3, [r7, #28]
 8007f44:	e023      	b.n	8007f8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681a      	ldr	r2, [r3, #0]
 8007f4a:	4b15      	ldr	r3, [pc, #84]	@ (8007fa0 <xTaskCheckForTimeOut+0xc4>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d007      	beq.n	8007f62 <xTaskCheckForTimeOut+0x86>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	69ba      	ldr	r2, [r7, #24]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d302      	bcc.n	8007f62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	61fb      	str	r3, [r7, #28]
 8007f60:	e015      	b.n	8007f8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	697a      	ldr	r2, [r7, #20]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d20b      	bcs.n	8007f84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	1ad2      	subs	r2, r2, r3
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7ff ff99 	bl	8007eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	61fb      	str	r3, [r7, #28]
 8007f82:	e004      	b.n	8007f8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	2200      	movs	r2, #0
 8007f88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007f8e:	f000 fe8d 	bl	8008cac <vPortExitCritical>

	return xReturn;
 8007f92:	69fb      	ldr	r3, [r7, #28]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3720      	adds	r7, #32
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	200065f0 	.word	0x200065f0
 8007fa0:	20006604 	.word	0x20006604

08007fa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007fa8:	4b03      	ldr	r3, [pc, #12]	@ (8007fb8 <vTaskMissedYield+0x14>)
 8007faa:	2201      	movs	r2, #1
 8007fac:	601a      	str	r2, [r3, #0]
}
 8007fae:	bf00      	nop
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	20006600 	.word	0x20006600

08007fbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007fc4:	f000 f852 	bl	800806c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007fc8:	4b06      	ldr	r3, [pc, #24]	@ (8007fe4 <prvIdleTask+0x28>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d9f9      	bls.n	8007fc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007fd0:	4b05      	ldr	r3, [pc, #20]	@ (8007fe8 <prvIdleTask+0x2c>)
 8007fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007fe0:	e7f0      	b.n	8007fc4 <prvIdleTask+0x8>
 8007fe2:	bf00      	nop
 8007fe4:	2000611c 	.word	0x2000611c
 8007fe8:	e000ed04 	.word	0xe000ed04

08007fec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	607b      	str	r3, [r7, #4]
 8007ff6:	e00c      	b.n	8008012 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	4413      	add	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	4a12      	ldr	r2, [pc, #72]	@ (800804c <prvInitialiseTaskLists+0x60>)
 8008004:	4413      	add	r3, r2
 8008006:	4618      	mov	r0, r3
 8008008:	f7fe fcd6 	bl	80069b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3301      	adds	r3, #1
 8008010:	607b      	str	r3, [r7, #4]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2b37      	cmp	r3, #55	@ 0x37
 8008016:	d9ef      	bls.n	8007ff8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008018:	480d      	ldr	r0, [pc, #52]	@ (8008050 <prvInitialiseTaskLists+0x64>)
 800801a:	f7fe fccd 	bl	80069b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800801e:	480d      	ldr	r0, [pc, #52]	@ (8008054 <prvInitialiseTaskLists+0x68>)
 8008020:	f7fe fcca 	bl	80069b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008024:	480c      	ldr	r0, [pc, #48]	@ (8008058 <prvInitialiseTaskLists+0x6c>)
 8008026:	f7fe fcc7 	bl	80069b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800802a:	480c      	ldr	r0, [pc, #48]	@ (800805c <prvInitialiseTaskLists+0x70>)
 800802c:	f7fe fcc4 	bl	80069b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008030:	480b      	ldr	r0, [pc, #44]	@ (8008060 <prvInitialiseTaskLists+0x74>)
 8008032:	f7fe fcc1 	bl	80069b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008036:	4b0b      	ldr	r3, [pc, #44]	@ (8008064 <prvInitialiseTaskLists+0x78>)
 8008038:	4a05      	ldr	r2, [pc, #20]	@ (8008050 <prvInitialiseTaskLists+0x64>)
 800803a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800803c:	4b0a      	ldr	r3, [pc, #40]	@ (8008068 <prvInitialiseTaskLists+0x7c>)
 800803e:	4a05      	ldr	r2, [pc, #20]	@ (8008054 <prvInitialiseTaskLists+0x68>)
 8008040:	601a      	str	r2, [r3, #0]
}
 8008042:	bf00      	nop
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	2000611c 	.word	0x2000611c
 8008050:	2000657c 	.word	0x2000657c
 8008054:	20006590 	.word	0x20006590
 8008058:	200065ac 	.word	0x200065ac
 800805c:	200065c0 	.word	0x200065c0
 8008060:	200065d8 	.word	0x200065d8
 8008064:	200065a4 	.word	0x200065a4
 8008068:	200065a8 	.word	0x200065a8

0800806c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008072:	e019      	b.n	80080a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008074:	f000 fde8 	bl	8008c48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008078:	4b10      	ldr	r3, [pc, #64]	@ (80080bc <prvCheckTasksWaitingTermination+0x50>)
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	3304      	adds	r3, #4
 8008084:	4618      	mov	r0, r3
 8008086:	f7fe fd21 	bl	8006acc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800808a:	4b0d      	ldr	r3, [pc, #52]	@ (80080c0 <prvCheckTasksWaitingTermination+0x54>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	3b01      	subs	r3, #1
 8008090:	4a0b      	ldr	r2, [pc, #44]	@ (80080c0 <prvCheckTasksWaitingTermination+0x54>)
 8008092:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008094:	4b0b      	ldr	r3, [pc, #44]	@ (80080c4 <prvCheckTasksWaitingTermination+0x58>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	3b01      	subs	r3, #1
 800809a:	4a0a      	ldr	r2, [pc, #40]	@ (80080c4 <prvCheckTasksWaitingTermination+0x58>)
 800809c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800809e:	f000 fe05 	bl	8008cac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f810 	bl	80080c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080a8:	4b06      	ldr	r3, [pc, #24]	@ (80080c4 <prvCheckTasksWaitingTermination+0x58>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d1e1      	bne.n	8008074 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80080b0:	bf00      	nop
 80080b2:	bf00      	nop
 80080b4:	3708      	adds	r7, #8
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	200065c0 	.word	0x200065c0
 80080c0:	200065ec 	.word	0x200065ec
 80080c4:	200065d4 	.word	0x200065d4

080080c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d108      	bne.n	80080ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080de:	4618      	mov	r0, r3
 80080e0:	f000 ffa2 	bl	8009028 <vPortFree>
				vPortFree( pxTCB );
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 ff9f 	bl	8009028 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80080ea:	e019      	b.n	8008120 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d103      	bne.n	80080fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 ff96 	bl	8009028 <vPortFree>
	}
 80080fc:	e010      	b.n	8008120 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008104:	2b02      	cmp	r3, #2
 8008106:	d00b      	beq.n	8008120 <prvDeleteTCB+0x58>
	__asm volatile
 8008108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810c:	f383 8811 	msr	BASEPRI, r3
 8008110:	f3bf 8f6f 	isb	sy
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	60fb      	str	r3, [r7, #12]
}
 800811a:	bf00      	nop
 800811c:	bf00      	nop
 800811e:	e7fd      	b.n	800811c <prvDeleteTCB+0x54>
	}
 8008120:	bf00      	nop
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800812e:	4b0c      	ldr	r3, [pc, #48]	@ (8008160 <prvResetNextTaskUnblockTime+0x38>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d104      	bne.n	8008142 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008138:	4b0a      	ldr	r3, [pc, #40]	@ (8008164 <prvResetNextTaskUnblockTime+0x3c>)
 800813a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800813e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008140:	e008      	b.n	8008154 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008142:	4b07      	ldr	r3, [pc, #28]	@ (8008160 <prvResetNextTaskUnblockTime+0x38>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	4a04      	ldr	r2, [pc, #16]	@ (8008164 <prvResetNextTaskUnblockTime+0x3c>)
 8008152:	6013      	str	r3, [r2, #0]
}
 8008154:	bf00      	nop
 8008156:	370c      	adds	r7, #12
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr
 8008160:	200065a4 	.word	0x200065a4
 8008164:	2000660c 	.word	0x2000660c

08008168 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800816e:	4b0b      	ldr	r3, [pc, #44]	@ (800819c <xTaskGetSchedulerState+0x34>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d102      	bne.n	800817c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008176:	2301      	movs	r3, #1
 8008178:	607b      	str	r3, [r7, #4]
 800817a:	e008      	b.n	800818e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800817c:	4b08      	ldr	r3, [pc, #32]	@ (80081a0 <xTaskGetSchedulerState+0x38>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d102      	bne.n	800818a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008184:	2302      	movs	r3, #2
 8008186:	607b      	str	r3, [r7, #4]
 8008188:	e001      	b.n	800818e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800818a:	2300      	movs	r3, #0
 800818c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800818e:	687b      	ldr	r3, [r7, #4]
	}
 8008190:	4618      	mov	r0, r3
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr
 800819c:	200065f8 	.word	0x200065f8
 80081a0:	20006614 	.word	0x20006614

080081a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80081b0:	2300      	movs	r3, #0
 80081b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d058      	beq.n	800826c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80081ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008278 <xTaskPriorityDisinherit+0xd4>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d00b      	beq.n	80081dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80081c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	60fb      	str	r3, [r7, #12]
}
 80081d6:	bf00      	nop
 80081d8:	bf00      	nop
 80081da:	e7fd      	b.n	80081d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10b      	bne.n	80081fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80081e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e8:	f383 8811 	msr	BASEPRI, r3
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	60bb      	str	r3, [r7, #8]
}
 80081f6:	bf00      	nop
 80081f8:	bf00      	nop
 80081fa:	e7fd      	b.n	80081f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008200:	1e5a      	subs	r2, r3, #1
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800820e:	429a      	cmp	r2, r3
 8008210:	d02c      	beq.n	800826c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008216:	2b00      	cmp	r3, #0
 8008218:	d128      	bne.n	800826c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	3304      	adds	r3, #4
 800821e:	4618      	mov	r0, r3
 8008220:	f7fe fc54 	bl	8006acc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008230:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800823c:	4b0f      	ldr	r3, [pc, #60]	@ (800827c <xTaskPriorityDisinherit+0xd8>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	429a      	cmp	r2, r3
 8008242:	d903      	bls.n	800824c <xTaskPriorityDisinherit+0xa8>
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008248:	4a0c      	ldr	r2, [pc, #48]	@ (800827c <xTaskPriorityDisinherit+0xd8>)
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008250:	4613      	mov	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4a09      	ldr	r2, [pc, #36]	@ (8008280 <xTaskPriorityDisinherit+0xdc>)
 800825a:	441a      	add	r2, r3
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	3304      	adds	r3, #4
 8008260:	4619      	mov	r1, r3
 8008262:	4610      	mov	r0, r2
 8008264:	f7fe fbd5 	bl	8006a12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008268:	2301      	movs	r3, #1
 800826a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800826c:	697b      	ldr	r3, [r7, #20]
	}
 800826e:	4618      	mov	r0, r3
 8008270:	3718      	adds	r7, #24
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	20006118 	.word	0x20006118
 800827c:	200065f4 	.word	0x200065f4
 8008280:	2000611c 	.word	0x2000611c

08008284 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800828e:	4b21      	ldr	r3, [pc, #132]	@ (8008314 <prvAddCurrentTaskToDelayedList+0x90>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008294:	4b20      	ldr	r3, [pc, #128]	@ (8008318 <prvAddCurrentTaskToDelayedList+0x94>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3304      	adds	r3, #4
 800829a:	4618      	mov	r0, r3
 800829c:	f7fe fc16 	bl	8006acc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082a6:	d10a      	bne.n	80082be <prvAddCurrentTaskToDelayedList+0x3a>
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d007      	beq.n	80082be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008318 <prvAddCurrentTaskToDelayedList+0x94>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3304      	adds	r3, #4
 80082b4:	4619      	mov	r1, r3
 80082b6:	4819      	ldr	r0, [pc, #100]	@ (800831c <prvAddCurrentTaskToDelayedList+0x98>)
 80082b8:	f7fe fbab 	bl	8006a12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082bc:	e026      	b.n	800830c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4413      	add	r3, r2
 80082c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082c6:	4b14      	ldr	r3, [pc, #80]	@ (8008318 <prvAddCurrentTaskToDelayedList+0x94>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d209      	bcs.n	80082ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082d6:	4b12      	ldr	r3, [pc, #72]	@ (8008320 <prvAddCurrentTaskToDelayedList+0x9c>)
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	4b0f      	ldr	r3, [pc, #60]	@ (8008318 <prvAddCurrentTaskToDelayedList+0x94>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	3304      	adds	r3, #4
 80082e0:	4619      	mov	r1, r3
 80082e2:	4610      	mov	r0, r2
 80082e4:	f7fe fbb9 	bl	8006a5a <vListInsert>
}
 80082e8:	e010      	b.n	800830c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008324 <prvAddCurrentTaskToDelayedList+0xa0>)
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008318 <prvAddCurrentTaskToDelayedList+0x94>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	3304      	adds	r3, #4
 80082f4:	4619      	mov	r1, r3
 80082f6:	4610      	mov	r0, r2
 80082f8:	f7fe fbaf 	bl	8006a5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008328 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	429a      	cmp	r2, r3
 8008304:	d202      	bcs.n	800830c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008306:	4a08      	ldr	r2, [pc, #32]	@ (8008328 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	6013      	str	r3, [r2, #0]
}
 800830c:	bf00      	nop
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}
 8008314:	200065f0 	.word	0x200065f0
 8008318:	20006118 	.word	0x20006118
 800831c:	200065d8 	.word	0x200065d8
 8008320:	200065a8 	.word	0x200065a8
 8008324:	200065a4 	.word	0x200065a4
 8008328:	2000660c 	.word	0x2000660c

0800832c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b08a      	sub	sp, #40	@ 0x28
 8008330:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008332:	2300      	movs	r3, #0
 8008334:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008336:	f000 fb13 	bl	8008960 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800833a:	4b1d      	ldr	r3, [pc, #116]	@ (80083b0 <xTimerCreateTimerTask+0x84>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d021      	beq.n	8008386 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008342:	2300      	movs	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008346:	2300      	movs	r3, #0
 8008348:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800834a:	1d3a      	adds	r2, r7, #4
 800834c:	f107 0108 	add.w	r1, r7, #8
 8008350:	f107 030c 	add.w	r3, r7, #12
 8008354:	4618      	mov	r0, r3
 8008356:	f7fe fb15 	bl	8006984 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800835a:	6879      	ldr	r1, [r7, #4]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	68fa      	ldr	r2, [r7, #12]
 8008360:	9202      	str	r2, [sp, #8]
 8008362:	9301      	str	r3, [sp, #4]
 8008364:	2302      	movs	r3, #2
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	2300      	movs	r3, #0
 800836a:	460a      	mov	r2, r1
 800836c:	4911      	ldr	r1, [pc, #68]	@ (80083b4 <xTimerCreateTimerTask+0x88>)
 800836e:	4812      	ldr	r0, [pc, #72]	@ (80083b8 <xTimerCreateTimerTask+0x8c>)
 8008370:	f7ff f8d0 	bl	8007514 <xTaskCreateStatic>
 8008374:	4603      	mov	r3, r0
 8008376:	4a11      	ldr	r2, [pc, #68]	@ (80083bc <xTimerCreateTimerTask+0x90>)
 8008378:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800837a:	4b10      	ldr	r3, [pc, #64]	@ (80083bc <xTimerCreateTimerTask+0x90>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d001      	beq.n	8008386 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008382:	2301      	movs	r3, #1
 8008384:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10b      	bne.n	80083a4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800838c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008390:	f383 8811 	msr	BASEPRI, r3
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	f3bf 8f4f 	dsb	sy
 800839c:	613b      	str	r3, [r7, #16]
}
 800839e:	bf00      	nop
 80083a0:	bf00      	nop
 80083a2:	e7fd      	b.n	80083a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80083a4:	697b      	ldr	r3, [r7, #20]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3718      	adds	r7, #24
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	20006648 	.word	0x20006648
 80083b4:	0800b3fc 	.word	0x0800b3fc
 80083b8:	080084f9 	.word	0x080084f9
 80083bc:	2000664c 	.word	0x2000664c

080083c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b08a      	sub	sp, #40	@ 0x28
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80083ce:	2300      	movs	r3, #0
 80083d0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10b      	bne.n	80083f0 <xTimerGenericCommand+0x30>
	__asm volatile
 80083d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083dc:	f383 8811 	msr	BASEPRI, r3
 80083e0:	f3bf 8f6f 	isb	sy
 80083e4:	f3bf 8f4f 	dsb	sy
 80083e8:	623b      	str	r3, [r7, #32]
}
 80083ea:	bf00      	nop
 80083ec:	bf00      	nop
 80083ee:	e7fd      	b.n	80083ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80083f0:	4b19      	ldr	r3, [pc, #100]	@ (8008458 <xTimerGenericCommand+0x98>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d02a      	beq.n	800844e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	2b05      	cmp	r3, #5
 8008408:	dc18      	bgt.n	800843c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800840a:	f7ff fead 	bl	8008168 <xTaskGetSchedulerState>
 800840e:	4603      	mov	r3, r0
 8008410:	2b02      	cmp	r3, #2
 8008412:	d109      	bne.n	8008428 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008414:	4b10      	ldr	r3, [pc, #64]	@ (8008458 <xTimerGenericCommand+0x98>)
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	f107 0110 	add.w	r1, r7, #16
 800841c:	2300      	movs	r3, #0
 800841e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008420:	f7fe fc88 	bl	8006d34 <xQueueGenericSend>
 8008424:	6278      	str	r0, [r7, #36]	@ 0x24
 8008426:	e012      	b.n	800844e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008428:	4b0b      	ldr	r3, [pc, #44]	@ (8008458 <xTimerGenericCommand+0x98>)
 800842a:	6818      	ldr	r0, [r3, #0]
 800842c:	f107 0110 	add.w	r1, r7, #16
 8008430:	2300      	movs	r3, #0
 8008432:	2200      	movs	r2, #0
 8008434:	f7fe fc7e 	bl	8006d34 <xQueueGenericSend>
 8008438:	6278      	str	r0, [r7, #36]	@ 0x24
 800843a:	e008      	b.n	800844e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800843c:	4b06      	ldr	r3, [pc, #24]	@ (8008458 <xTimerGenericCommand+0x98>)
 800843e:	6818      	ldr	r0, [r3, #0]
 8008440:	f107 0110 	add.w	r1, r7, #16
 8008444:	2300      	movs	r3, #0
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	f7fe fd76 	bl	8006f38 <xQueueGenericSendFromISR>
 800844c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800844e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008450:	4618      	mov	r0, r3
 8008452:	3728      	adds	r7, #40	@ 0x28
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	20006648 	.word	0x20006648

0800845c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b088      	sub	sp, #32
 8008460:	af02      	add	r7, sp, #8
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008466:	4b23      	ldr	r3, [pc, #140]	@ (80084f4 <prvProcessExpiredTimer+0x98>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	3304      	adds	r3, #4
 8008474:	4618      	mov	r0, r3
 8008476:	f7fe fb29 	bl	8006acc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008480:	f003 0304 	and.w	r3, r3, #4
 8008484:	2b00      	cmp	r3, #0
 8008486:	d023      	beq.n	80084d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	699a      	ldr	r2, [r3, #24]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	18d1      	adds	r1, r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	6978      	ldr	r0, [r7, #20]
 8008496:	f000 f8d5 	bl	8008644 <prvInsertTimerInActiveList>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d020      	beq.n	80084e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80084a0:	2300      	movs	r3, #0
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	2300      	movs	r3, #0
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	2100      	movs	r1, #0
 80084aa:	6978      	ldr	r0, [r7, #20]
 80084ac:	f7ff ff88 	bl	80083c0 <xTimerGenericCommand>
 80084b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d114      	bne.n	80084e2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	60fb      	str	r3, [r7, #12]
}
 80084ca:	bf00      	nop
 80084cc:	bf00      	nop
 80084ce:	e7fd      	b.n	80084cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084d6:	f023 0301 	bic.w	r3, r3, #1
 80084da:	b2da      	uxtb	r2, r3
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	6978      	ldr	r0, [r7, #20]
 80084e8:	4798      	blx	r3
}
 80084ea:	bf00      	nop
 80084ec:	3718      	adds	r7, #24
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20006640 	.word	0x20006640

080084f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008500:	f107 0308 	add.w	r3, r7, #8
 8008504:	4618      	mov	r0, r3
 8008506:	f000 f859 	bl	80085bc <prvGetNextExpireTime>
 800850a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4619      	mov	r1, r3
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f000 f805 	bl	8008520 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008516:	f000 f8d7 	bl	80086c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800851a:	bf00      	nop
 800851c:	e7f0      	b.n	8008500 <prvTimerTask+0x8>
	...

08008520 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800852a:	f7ff fa37 	bl	800799c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800852e:	f107 0308 	add.w	r3, r7, #8
 8008532:	4618      	mov	r0, r3
 8008534:	f000 f866 	bl	8008604 <prvSampleTimeNow>
 8008538:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d130      	bne.n	80085a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10a      	bne.n	800855c <prvProcessTimerOrBlockTask+0x3c>
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	429a      	cmp	r2, r3
 800854c:	d806      	bhi.n	800855c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800854e:	f7ff fa33 	bl	80079b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008552:	68f9      	ldr	r1, [r7, #12]
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f7ff ff81 	bl	800845c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800855a:	e024      	b.n	80085a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d008      	beq.n	8008574 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008562:	4b13      	ldr	r3, [pc, #76]	@ (80085b0 <prvProcessTimerOrBlockTask+0x90>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <prvProcessTimerOrBlockTask+0x50>
 800856c:	2301      	movs	r3, #1
 800856e:	e000      	b.n	8008572 <prvProcessTimerOrBlockTask+0x52>
 8008570:	2300      	movs	r3, #0
 8008572:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008574:	4b0f      	ldr	r3, [pc, #60]	@ (80085b4 <prvProcessTimerOrBlockTask+0x94>)
 8008576:	6818      	ldr	r0, [r3, #0]
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	683a      	ldr	r2, [r7, #0]
 8008580:	4619      	mov	r1, r3
 8008582:	f7fe ff93 	bl	80074ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008586:	f7ff fa17 	bl	80079b8 <xTaskResumeAll>
 800858a:	4603      	mov	r3, r0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d10a      	bne.n	80085a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008590:	4b09      	ldr	r3, [pc, #36]	@ (80085b8 <prvProcessTimerOrBlockTask+0x98>)
 8008592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008596:	601a      	str	r2, [r3, #0]
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	f3bf 8f6f 	isb	sy
}
 80085a0:	e001      	b.n	80085a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80085a2:	f7ff fa09 	bl	80079b8 <xTaskResumeAll>
}
 80085a6:	bf00      	nop
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	20006644 	.word	0x20006644
 80085b4:	20006648 	.word	0x20006648
 80085b8:	e000ed04 	.word	0xe000ed04

080085bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008600 <prvGetNextExpireTime+0x44>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d101      	bne.n	80085d2 <prvGetNextExpireTime+0x16>
 80085ce:	2201      	movs	r2, #1
 80085d0:	e000      	b.n	80085d4 <prvGetNextExpireTime+0x18>
 80085d2:	2200      	movs	r2, #0
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d105      	bne.n	80085ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085e0:	4b07      	ldr	r3, [pc, #28]	@ (8008600 <prvGetNextExpireTime+0x44>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68db      	ldr	r3, [r3, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	60fb      	str	r3, [r7, #12]
 80085ea:	e001      	b.n	80085f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80085ec:	2300      	movs	r3, #0
 80085ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80085f0:	68fb      	ldr	r3, [r7, #12]
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3714      	adds	r7, #20
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	20006640 	.word	0x20006640

08008604 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800860c:	f7ff fa72 	bl	8007af4 <xTaskGetTickCount>
 8008610:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008612:	4b0b      	ldr	r3, [pc, #44]	@ (8008640 <prvSampleTimeNow+0x3c>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	429a      	cmp	r2, r3
 800861a:	d205      	bcs.n	8008628 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800861c:	f000 f93a 	bl	8008894 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	601a      	str	r2, [r3, #0]
 8008626:	e002      	b.n	800862e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800862e:	4a04      	ldr	r2, [pc, #16]	@ (8008640 <prvSampleTimeNow+0x3c>)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008634:	68fb      	ldr	r3, [r7, #12]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	20006650 	.word	0x20006650

08008644 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
 8008650:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008652:	2300      	movs	r3, #0
 8008654:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	68ba      	ldr	r2, [r7, #8]
 800865a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008662:	68ba      	ldr	r2, [r7, #8]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	429a      	cmp	r2, r3
 8008668:	d812      	bhi.n	8008690 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	1ad2      	subs	r2, r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	429a      	cmp	r2, r3
 8008676:	d302      	bcc.n	800867e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008678:	2301      	movs	r3, #1
 800867a:	617b      	str	r3, [r7, #20]
 800867c:	e01b      	b.n	80086b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800867e:	4b10      	ldr	r3, [pc, #64]	@ (80086c0 <prvInsertTimerInActiveList+0x7c>)
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	3304      	adds	r3, #4
 8008686:	4619      	mov	r1, r3
 8008688:	4610      	mov	r0, r2
 800868a:	f7fe f9e6 	bl	8006a5a <vListInsert>
 800868e:	e012      	b.n	80086b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	429a      	cmp	r2, r3
 8008696:	d206      	bcs.n	80086a6 <prvInsertTimerInActiveList+0x62>
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	429a      	cmp	r2, r3
 800869e:	d302      	bcc.n	80086a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80086a0:	2301      	movs	r3, #1
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	e007      	b.n	80086b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80086a6:	4b07      	ldr	r3, [pc, #28]	@ (80086c4 <prvInsertTimerInActiveList+0x80>)
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	3304      	adds	r3, #4
 80086ae:	4619      	mov	r1, r3
 80086b0:	4610      	mov	r0, r2
 80086b2:	f7fe f9d2 	bl	8006a5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80086b6:	697b      	ldr	r3, [r7, #20]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3718      	adds	r7, #24
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}
 80086c0:	20006644 	.word	0x20006644
 80086c4:	20006640 	.word	0x20006640

080086c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08e      	sub	sp, #56	@ 0x38
 80086cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086ce:	e0ce      	b.n	800886e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	da19      	bge.n	800870a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80086d6:	1d3b      	adds	r3, r7, #4
 80086d8:	3304      	adds	r3, #4
 80086da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80086dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d10b      	bne.n	80086fa <prvProcessReceivedCommands+0x32>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	61fb      	str	r3, [r7, #28]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008700:	6850      	ldr	r0, [r2, #4]
 8008702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008704:	6892      	ldr	r2, [r2, #8]
 8008706:	4611      	mov	r1, r2
 8008708:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f2c0 80ae 	blt.w	800886e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d004      	beq.n	8008728 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800871e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008720:	3304      	adds	r3, #4
 8008722:	4618      	mov	r0, r3
 8008724:	f7fe f9d2 	bl	8006acc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008728:	463b      	mov	r3, r7
 800872a:	4618      	mov	r0, r3
 800872c:	f7ff ff6a 	bl	8008604 <prvSampleTimeNow>
 8008730:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2b09      	cmp	r3, #9
 8008736:	f200 8097 	bhi.w	8008868 <prvProcessReceivedCommands+0x1a0>
 800873a:	a201      	add	r2, pc, #4	@ (adr r2, 8008740 <prvProcessReceivedCommands+0x78>)
 800873c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008740:	08008769 	.word	0x08008769
 8008744:	08008769 	.word	0x08008769
 8008748:	08008769 	.word	0x08008769
 800874c:	080087df 	.word	0x080087df
 8008750:	080087f3 	.word	0x080087f3
 8008754:	0800883f 	.word	0x0800883f
 8008758:	08008769 	.word	0x08008769
 800875c:	08008769 	.word	0x08008769
 8008760:	080087df 	.word	0x080087df
 8008764:	080087f3 	.word	0x080087f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800876e:	f043 0301 	orr.w	r3, r3, #1
 8008772:	b2da      	uxtb	r2, r3
 8008774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008776:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800877a:	68ba      	ldr	r2, [r7, #8]
 800877c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	18d1      	adds	r1, r2, r3
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008786:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008788:	f7ff ff5c 	bl	8008644 <prvInsertTimerInActiveList>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d06c      	beq.n	800886c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008798:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800879a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087a0:	f003 0304 	and.w	r3, r3, #4
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d061      	beq.n	800886c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	441a      	add	r2, r3
 80087b0:	2300      	movs	r3, #0
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	2300      	movs	r3, #0
 80087b6:	2100      	movs	r1, #0
 80087b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087ba:	f7ff fe01 	bl	80083c0 <xTimerGenericCommand>
 80087be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d152      	bne.n	800886c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	61bb      	str	r3, [r7, #24]
}
 80087d8:	bf00      	nop
 80087da:	bf00      	nop
 80087dc:	e7fd      	b.n	80087da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087e4:	f023 0301 	bic.w	r3, r3, #1
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087f0:	e03d      	b.n	800886e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087f8:	f043 0301 	orr.w	r3, r3, #1
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008800:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008808:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800880a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880c:	699b      	ldr	r3, [r3, #24]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10b      	bne.n	800882a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	617b      	str	r3, [r7, #20]
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop
 8008828:	e7fd      	b.n	8008826 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882c:	699a      	ldr	r2, [r3, #24]
 800882e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008830:	18d1      	adds	r1, r2, r3
 8008832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008838:	f7ff ff04 	bl	8008644 <prvInsertTimerInActiveList>
					break;
 800883c:	e017      	b.n	800886e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800883e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008844:	f003 0302 	and.w	r3, r3, #2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d103      	bne.n	8008854 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800884c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800884e:	f000 fbeb 	bl	8009028 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008852:	e00c      	b.n	800886e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008856:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800885a:	f023 0301 	bic.w	r3, r3, #1
 800885e:	b2da      	uxtb	r2, r3
 8008860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008862:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008866:	e002      	b.n	800886e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008868:	bf00      	nop
 800886a:	e000      	b.n	800886e <prvProcessReceivedCommands+0x1a6>
					break;
 800886c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800886e:	4b08      	ldr	r3, [pc, #32]	@ (8008890 <prvProcessReceivedCommands+0x1c8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	1d39      	adds	r1, r7, #4
 8008874:	2200      	movs	r2, #0
 8008876:	4618      	mov	r0, r3
 8008878:	f7fe fbfc 	bl	8007074 <xQueueReceive>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	f47f af26 	bne.w	80086d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008884:	bf00      	nop
 8008886:	bf00      	nop
 8008888:	3730      	adds	r7, #48	@ 0x30
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20006648 	.word	0x20006648

08008894 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800889a:	e049      	b.n	8008930 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800889c:	4b2e      	ldr	r3, [pc, #184]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088a6:	4b2c      	ldr	r3, [pc, #176]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	68db      	ldr	r3, [r3, #12]
 80088ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	3304      	adds	r3, #4
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7fe f909 	bl	8006acc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6a1b      	ldr	r3, [r3, #32]
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088c8:	f003 0304 	and.w	r3, r3, #4
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d02f      	beq.n	8008930 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	4413      	add	r3, r2
 80088d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d90e      	bls.n	8008900 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	68ba      	ldr	r2, [r7, #8]
 80088e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	3304      	adds	r3, #4
 80088f6:	4619      	mov	r1, r3
 80088f8:	4610      	mov	r0, r2
 80088fa:	f7fe f8ae 	bl	8006a5a <vListInsert>
 80088fe:	e017      	b.n	8008930 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008900:	2300      	movs	r3, #0
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	2300      	movs	r3, #0
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	2100      	movs	r1, #0
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f7ff fd58 	bl	80083c0 <xTimerGenericCommand>
 8008910:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10b      	bne.n	8008930 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891c:	f383 8811 	msr	BASEPRI, r3
 8008920:	f3bf 8f6f 	isb	sy
 8008924:	f3bf 8f4f 	dsb	sy
 8008928:	603b      	str	r3, [r7, #0]
}
 800892a:	bf00      	nop
 800892c:	bf00      	nop
 800892e:	e7fd      	b.n	800892c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008930:	4b09      	ldr	r3, [pc, #36]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1b0      	bne.n	800889c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800893a:	4b07      	ldr	r3, [pc, #28]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008940:	4b06      	ldr	r3, [pc, #24]	@ (800895c <prvSwitchTimerLists+0xc8>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a04      	ldr	r2, [pc, #16]	@ (8008958 <prvSwitchTimerLists+0xc4>)
 8008946:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008948:	4a04      	ldr	r2, [pc, #16]	@ (800895c <prvSwitchTimerLists+0xc8>)
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	6013      	str	r3, [r2, #0]
}
 800894e:	bf00      	nop
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	20006640 	.word	0x20006640
 800895c:	20006644 	.word	0x20006644

08008960 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008966:	f000 f96f 	bl	8008c48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800896a:	4b15      	ldr	r3, [pc, #84]	@ (80089c0 <prvCheckForValidListAndQueue+0x60>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d120      	bne.n	80089b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008972:	4814      	ldr	r0, [pc, #80]	@ (80089c4 <prvCheckForValidListAndQueue+0x64>)
 8008974:	f7fe f820 	bl	80069b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008978:	4813      	ldr	r0, [pc, #76]	@ (80089c8 <prvCheckForValidListAndQueue+0x68>)
 800897a:	f7fe f81d 	bl	80069b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800897e:	4b13      	ldr	r3, [pc, #76]	@ (80089cc <prvCheckForValidListAndQueue+0x6c>)
 8008980:	4a10      	ldr	r2, [pc, #64]	@ (80089c4 <prvCheckForValidListAndQueue+0x64>)
 8008982:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008984:	4b12      	ldr	r3, [pc, #72]	@ (80089d0 <prvCheckForValidListAndQueue+0x70>)
 8008986:	4a10      	ldr	r2, [pc, #64]	@ (80089c8 <prvCheckForValidListAndQueue+0x68>)
 8008988:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800898a:	2300      	movs	r3, #0
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	4b11      	ldr	r3, [pc, #68]	@ (80089d4 <prvCheckForValidListAndQueue+0x74>)
 8008990:	4a11      	ldr	r2, [pc, #68]	@ (80089d8 <prvCheckForValidListAndQueue+0x78>)
 8008992:	2110      	movs	r1, #16
 8008994:	200a      	movs	r0, #10
 8008996:	f7fe f92d 	bl	8006bf4 <xQueueGenericCreateStatic>
 800899a:	4603      	mov	r3, r0
 800899c:	4a08      	ldr	r2, [pc, #32]	@ (80089c0 <prvCheckForValidListAndQueue+0x60>)
 800899e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80089a0:	4b07      	ldr	r3, [pc, #28]	@ (80089c0 <prvCheckForValidListAndQueue+0x60>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d005      	beq.n	80089b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089a8:	4b05      	ldr	r3, [pc, #20]	@ (80089c0 <prvCheckForValidListAndQueue+0x60>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	490b      	ldr	r1, [pc, #44]	@ (80089dc <prvCheckForValidListAndQueue+0x7c>)
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fd52 	bl	8007458 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089b4:	f000 f97a 	bl	8008cac <vPortExitCritical>
}
 80089b8:	bf00      	nop
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	20006648 	.word	0x20006648
 80089c4:	20006618 	.word	0x20006618
 80089c8:	2000662c 	.word	0x2000662c
 80089cc:	20006640 	.word	0x20006640
 80089d0:	20006644 	.word	0x20006644
 80089d4:	200066f4 	.word	0x200066f4
 80089d8:	20006654 	.word	0x20006654
 80089dc:	0800b404 	.word	0x0800b404

080089e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089e0:	b480      	push	{r7}
 80089e2:	b085      	sub	sp, #20
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	3b04      	subs	r3, #4
 80089f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	3b04      	subs	r3, #4
 80089fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	f023 0201 	bic.w	r2, r3, #1
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	3b04      	subs	r3, #4
 8008a0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a10:	4a0c      	ldr	r2, [pc, #48]	@ (8008a44 <pxPortInitialiseStack+0x64>)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	3b14      	subs	r3, #20
 8008a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3b04      	subs	r3, #4
 8008a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f06f 0202 	mvn.w	r2, #2
 8008a2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	3b20      	subs	r3, #32
 8008a34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a36:	68fb      	ldr	r3, [r7, #12]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3714      	adds	r7, #20
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr
 8008a44:	08008a49 	.word	0x08008a49

08008a48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a52:	4b13      	ldr	r3, [pc, #76]	@ (8008aa0 <prvTaskExitError+0x58>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a5a:	d00b      	beq.n	8008a74 <prvTaskExitError+0x2c>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	60fb      	str	r3, [r7, #12]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <prvTaskExitError+0x28>
	__asm volatile
 8008a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a78:	f383 8811 	msr	BASEPRI, r3
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f3bf 8f4f 	dsb	sy
 8008a84:	60bb      	str	r3, [r7, #8]
}
 8008a86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a88:	bf00      	nop
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d0fc      	beq.n	8008a8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	3714      	adds	r7, #20
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop
 8008aa0:	20000024 	.word	0x20000024
	...

08008ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ab0:	4b07      	ldr	r3, [pc, #28]	@ (8008ad0 <pxCurrentTCBConst2>)
 8008ab2:	6819      	ldr	r1, [r3, #0]
 8008ab4:	6808      	ldr	r0, [r1, #0]
 8008ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aba:	f380 8809 	msr	PSP, r0
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f04f 0000 	mov.w	r0, #0
 8008ac6:	f380 8811 	msr	BASEPRI, r0
 8008aca:	4770      	bx	lr
 8008acc:	f3af 8000 	nop.w

08008ad0 <pxCurrentTCBConst2>:
 8008ad0:	20006118 	.word	0x20006118
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop

08008ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ad8:	4808      	ldr	r0, [pc, #32]	@ (8008afc <prvPortStartFirstTask+0x24>)
 8008ada:	6800      	ldr	r0, [r0, #0]
 8008adc:	6800      	ldr	r0, [r0, #0]
 8008ade:	f380 8808 	msr	MSP, r0
 8008ae2:	f04f 0000 	mov.w	r0, #0
 8008ae6:	f380 8814 	msr	CONTROL, r0
 8008aea:	b662      	cpsie	i
 8008aec:	b661      	cpsie	f
 8008aee:	f3bf 8f4f 	dsb	sy
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	df00      	svc	0
 8008af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008afa:	bf00      	nop
 8008afc:	e000ed08 	.word	0xe000ed08

08008b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b06:	4b47      	ldr	r3, [pc, #284]	@ (8008c24 <xPortStartScheduler+0x124>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a47      	ldr	r2, [pc, #284]	@ (8008c28 <xPortStartScheduler+0x128>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d10b      	bne.n	8008b28 <xPortStartScheduler+0x28>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	60fb      	str	r3, [r7, #12]
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b28:	4b3e      	ldr	r3, [pc, #248]	@ (8008c24 <xPortStartScheduler+0x124>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8008c2c <xPortStartScheduler+0x12c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d10b      	bne.n	8008b4a <xPortStartScheduler+0x4a>
	__asm volatile
 8008b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b36:	f383 8811 	msr	BASEPRI, r3
 8008b3a:	f3bf 8f6f 	isb	sy
 8008b3e:	f3bf 8f4f 	dsb	sy
 8008b42:	613b      	str	r3, [r7, #16]
}
 8008b44:	bf00      	nop
 8008b46:	bf00      	nop
 8008b48:	e7fd      	b.n	8008b46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b4a:	4b39      	ldr	r3, [pc, #228]	@ (8008c30 <xPortStartScheduler+0x130>)
 8008b4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	22ff      	movs	r2, #255	@ 0xff
 8008b5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b64:	78fb      	ldrb	r3, [r7, #3]
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	4b31      	ldr	r3, [pc, #196]	@ (8008c34 <xPortStartScheduler+0x134>)
 8008b70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b72:	4b31      	ldr	r3, [pc, #196]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008b74:	2207      	movs	r2, #7
 8008b76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b78:	e009      	b.n	8008b8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	4a2d      	ldr	r2, [pc, #180]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008b82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b84:	78fb      	ldrb	r3, [r7, #3]
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	005b      	lsls	r3, r3, #1
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b8e:	78fb      	ldrb	r3, [r7, #3]
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b96:	2b80      	cmp	r3, #128	@ 0x80
 8008b98:	d0ef      	beq.n	8008b7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b9a:	4b27      	ldr	r3, [pc, #156]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f1c3 0307 	rsb	r3, r3, #7
 8008ba2:	2b04      	cmp	r3, #4
 8008ba4:	d00b      	beq.n	8008bbe <xPortStartScheduler+0xbe>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	60bb      	str	r3, [r7, #8]
}
 8008bb8:	bf00      	nop
 8008bba:	bf00      	nop
 8008bbc:	e7fd      	b.n	8008bba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	021b      	lsls	r3, r3, #8
 8008bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008bc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008bd0:	4a19      	ldr	r2, [pc, #100]	@ (8008c38 <xPortStartScheduler+0x138>)
 8008bd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008bdc:	4b17      	ldr	r3, [pc, #92]	@ (8008c3c <xPortStartScheduler+0x13c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a16      	ldr	r2, [pc, #88]	@ (8008c3c <xPortStartScheduler+0x13c>)
 8008be2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008be6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008be8:	4b14      	ldr	r3, [pc, #80]	@ (8008c3c <xPortStartScheduler+0x13c>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a13      	ldr	r2, [pc, #76]	@ (8008c3c <xPortStartScheduler+0x13c>)
 8008bee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008bf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008bf4:	f000 f8da 	bl	8008dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008bf8:	4b11      	ldr	r3, [pc, #68]	@ (8008c40 <xPortStartScheduler+0x140>)
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008bfe:	f000 f8f9 	bl	8008df4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c02:	4b10      	ldr	r3, [pc, #64]	@ (8008c44 <xPortStartScheduler+0x144>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a0f      	ldr	r2, [pc, #60]	@ (8008c44 <xPortStartScheduler+0x144>)
 8008c08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008c0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c0e:	f7ff ff63 	bl	8008ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c12:	f7ff f839 	bl	8007c88 <vTaskSwitchContext>
	prvTaskExitError();
 8008c16:	f7ff ff17 	bl	8008a48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3718      	adds	r7, #24
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	e000ed00 	.word	0xe000ed00
 8008c28:	410fc271 	.word	0x410fc271
 8008c2c:	410fc270 	.word	0x410fc270
 8008c30:	e000e400 	.word	0xe000e400
 8008c34:	20006744 	.word	0x20006744
 8008c38:	20006748 	.word	0x20006748
 8008c3c:	e000ed20 	.word	0xe000ed20
 8008c40:	20000024 	.word	0x20000024
 8008c44:	e000ef34 	.word	0xe000ef34

08008c48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c52:	f383 8811 	msr	BASEPRI, r3
 8008c56:	f3bf 8f6f 	isb	sy
 8008c5a:	f3bf 8f4f 	dsb	sy
 8008c5e:	607b      	str	r3, [r7, #4]
}
 8008c60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c62:	4b10      	ldr	r3, [pc, #64]	@ (8008ca4 <vPortEnterCritical+0x5c>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3301      	adds	r3, #1
 8008c68:	4a0e      	ldr	r2, [pc, #56]	@ (8008ca4 <vPortEnterCritical+0x5c>)
 8008c6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca4 <vPortEnterCritical+0x5c>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d110      	bne.n	8008c96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c74:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca8 <vPortEnterCritical+0x60>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00b      	beq.n	8008c96 <vPortEnterCritical+0x4e>
	__asm volatile
 8008c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c82:	f383 8811 	msr	BASEPRI, r3
 8008c86:	f3bf 8f6f 	isb	sy
 8008c8a:	f3bf 8f4f 	dsb	sy
 8008c8e:	603b      	str	r3, [r7, #0]
}
 8008c90:	bf00      	nop
 8008c92:	bf00      	nop
 8008c94:	e7fd      	b.n	8008c92 <vPortEnterCritical+0x4a>
	}
}
 8008c96:	bf00      	nop
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	20000024 	.word	0x20000024
 8008ca8:	e000ed04 	.word	0xe000ed04

08008cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008cb2:	4b12      	ldr	r3, [pc, #72]	@ (8008cfc <vPortExitCritical+0x50>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10b      	bne.n	8008cd2 <vPortExitCritical+0x26>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	607b      	str	r3, [r7, #4]
}
 8008ccc:	bf00      	nop
 8008cce:	bf00      	nop
 8008cd0:	e7fd      	b.n	8008cce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8008cfc <vPortExitCritical+0x50>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	4a08      	ldr	r2, [pc, #32]	@ (8008cfc <vPortExitCritical+0x50>)
 8008cda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008cdc:	4b07      	ldr	r3, [pc, #28]	@ (8008cfc <vPortExitCritical+0x50>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d105      	bne.n	8008cf0 <vPortExitCritical+0x44>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	f383 8811 	msr	BASEPRI, r3
}
 8008cee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008cf0:	bf00      	nop
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	20000024 	.word	0x20000024

08008d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d00:	f3ef 8009 	mrs	r0, PSP
 8008d04:	f3bf 8f6f 	isb	sy
 8008d08:	4b15      	ldr	r3, [pc, #84]	@ (8008d60 <pxCurrentTCBConst>)
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	f01e 0f10 	tst.w	lr, #16
 8008d10:	bf08      	it	eq
 8008d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1a:	6010      	str	r0, [r2, #0]
 8008d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008d24:	f380 8811 	msr	BASEPRI, r0
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	f3bf 8f6f 	isb	sy
 8008d30:	f7fe ffaa 	bl	8007c88 <vTaskSwitchContext>
 8008d34:	f04f 0000 	mov.w	r0, #0
 8008d38:	f380 8811 	msr	BASEPRI, r0
 8008d3c:	bc09      	pop	{r0, r3}
 8008d3e:	6819      	ldr	r1, [r3, #0]
 8008d40:	6808      	ldr	r0, [r1, #0]
 8008d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d46:	f01e 0f10 	tst.w	lr, #16
 8008d4a:	bf08      	it	eq
 8008d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d50:	f380 8809 	msr	PSP, r0
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	4770      	bx	lr
 8008d5a:	bf00      	nop
 8008d5c:	f3af 8000 	nop.w

08008d60 <pxCurrentTCBConst>:
 8008d60:	20006118 	.word	0x20006118
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop

08008d68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	607b      	str	r3, [r7, #4]
}
 8008d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d82:	f7fe fec7 	bl	8007b14 <xTaskIncrementTick>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d003      	beq.n	8008d94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d8c:	4b06      	ldr	r3, [pc, #24]	@ (8008da8 <xPortSysTickHandler+0x40>)
 8008d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d92:	601a      	str	r2, [r3, #0]
 8008d94:	2300      	movs	r3, #0
 8008d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	f383 8811 	msr	BASEPRI, r3
}
 8008d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008da0:	bf00      	nop
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	e000ed04 	.word	0xe000ed04

08008dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008dac:	b480      	push	{r7}
 8008dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008db0:	4b0b      	ldr	r3, [pc, #44]	@ (8008de0 <vPortSetupTimerInterrupt+0x34>)
 8008db2:	2200      	movs	r2, #0
 8008db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008db6:	4b0b      	ldr	r3, [pc, #44]	@ (8008de4 <vPortSetupTimerInterrupt+0x38>)
 8008db8:	2200      	movs	r2, #0
 8008dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8008de8 <vPortSetupTimerInterrupt+0x3c>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8008dec <vPortSetupTimerInterrupt+0x40>)
 8008dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc6:	099b      	lsrs	r3, r3, #6
 8008dc8:	4a09      	ldr	r2, [pc, #36]	@ (8008df0 <vPortSetupTimerInterrupt+0x44>)
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008dce:	4b04      	ldr	r3, [pc, #16]	@ (8008de0 <vPortSetupTimerInterrupt+0x34>)
 8008dd0:	2207      	movs	r2, #7
 8008dd2:	601a      	str	r2, [r3, #0]
}
 8008dd4:	bf00      	nop
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	e000e010 	.word	0xe000e010
 8008de4:	e000e018 	.word	0xe000e018
 8008de8:	20000018 	.word	0x20000018
 8008dec:	10624dd3 	.word	0x10624dd3
 8008df0:	e000e014 	.word	0xe000e014

08008df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008df4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008e04 <vPortEnableVFP+0x10>
 8008df8:	6801      	ldr	r1, [r0, #0]
 8008dfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008dfe:	6001      	str	r1, [r0, #0]
 8008e00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e02:	bf00      	nop
 8008e04:	e000ed88 	.word	0xe000ed88

08008e08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e0e:	f3ef 8305 	mrs	r3, IPSR
 8008e12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2b0f      	cmp	r3, #15
 8008e18:	d915      	bls.n	8008e46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e1a:	4a18      	ldr	r2, [pc, #96]	@ (8008e7c <vPortValidateInterruptPriority+0x74>)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e24:	4b16      	ldr	r3, [pc, #88]	@ (8008e80 <vPortValidateInterruptPriority+0x78>)
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	7afa      	ldrb	r2, [r7, #11]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d20b      	bcs.n	8008e46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e32:	f383 8811 	msr	BASEPRI, r3
 8008e36:	f3bf 8f6f 	isb	sy
 8008e3a:	f3bf 8f4f 	dsb	sy
 8008e3e:	607b      	str	r3, [r7, #4]
}
 8008e40:	bf00      	nop
 8008e42:	bf00      	nop
 8008e44:	e7fd      	b.n	8008e42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e46:	4b0f      	ldr	r3, [pc, #60]	@ (8008e84 <vPortValidateInterruptPriority+0x7c>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e88 <vPortValidateInterruptPriority+0x80>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d90b      	bls.n	8008e6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5a:	f383 8811 	msr	BASEPRI, r3
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	603b      	str	r3, [r7, #0]
}
 8008e68:	bf00      	nop
 8008e6a:	bf00      	nop
 8008e6c:	e7fd      	b.n	8008e6a <vPortValidateInterruptPriority+0x62>
	}
 8008e6e:	bf00      	nop
 8008e70:	3714      	adds	r7, #20
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	e000e3f0 	.word	0xe000e3f0
 8008e80:	20006744 	.word	0x20006744
 8008e84:	e000ed0c 	.word	0xe000ed0c
 8008e88:	20006748 	.word	0x20006748

08008e8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b08a      	sub	sp, #40	@ 0x28
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e94:	2300      	movs	r3, #0
 8008e96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e98:	f7fe fd80 	bl	800799c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8009010 <pvPortMalloc+0x184>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d101      	bne.n	8008ea8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ea4:	f000 f924 	bl	80090f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ea8:	4b5a      	ldr	r3, [pc, #360]	@ (8009014 <pvPortMalloc+0x188>)
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4013      	ands	r3, r2
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f040 8095 	bne.w	8008fe0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d01e      	beq.n	8008efa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008ebc:	2208      	movs	r2, #8
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f003 0307 	and.w	r3, r3, #7
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d015      	beq.n	8008efa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f023 0307 	bic.w	r3, r3, #7
 8008ed4:	3308      	adds	r3, #8
 8008ed6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f003 0307 	and.w	r3, r3, #7
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d00b      	beq.n	8008efa <pvPortMalloc+0x6e>
	__asm volatile
 8008ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	617b      	str	r3, [r7, #20]
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop
 8008ef8:	e7fd      	b.n	8008ef6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d06f      	beq.n	8008fe0 <pvPortMalloc+0x154>
 8008f00:	4b45      	ldr	r3, [pc, #276]	@ (8009018 <pvPortMalloc+0x18c>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d86a      	bhi.n	8008fe0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f0a:	4b44      	ldr	r3, [pc, #272]	@ (800901c <pvPortMalloc+0x190>)
 8008f0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f0e:	4b43      	ldr	r3, [pc, #268]	@ (800901c <pvPortMalloc+0x190>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f14:	e004      	b.n	8008f20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d903      	bls.n	8008f32 <pvPortMalloc+0xa6>
 8008f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1f1      	bne.n	8008f16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f32:	4b37      	ldr	r3, [pc, #220]	@ (8009010 <pvPortMalloc+0x184>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d051      	beq.n	8008fe0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2208      	movs	r2, #8
 8008f42:	4413      	add	r3, r2
 8008f44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	6a3b      	ldr	r3, [r7, #32]
 8008f4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f50:	685a      	ldr	r2, [r3, #4]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	1ad2      	subs	r2, r2, r3
 8008f56:	2308      	movs	r3, #8
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d920      	bls.n	8008fa0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4413      	add	r3, r2
 8008f64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f66:	69bb      	ldr	r3, [r7, #24]
 8008f68:	f003 0307 	and.w	r3, r3, #7
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d00b      	beq.n	8008f88 <pvPortMalloc+0xfc>
	__asm volatile
 8008f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f74:	f383 8811 	msr	BASEPRI, r3
 8008f78:	f3bf 8f6f 	isb	sy
 8008f7c:	f3bf 8f4f 	dsb	sy
 8008f80:	613b      	str	r3, [r7, #16]
}
 8008f82:	bf00      	nop
 8008f84:	bf00      	nop
 8008f86:	e7fd      	b.n	8008f84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	1ad2      	subs	r2, r2, r3
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f9a:	69b8      	ldr	r0, [r7, #24]
 8008f9c:	f000 f90a 	bl	80091b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8009018 <pvPortMalloc+0x18c>)
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	1ad3      	subs	r3, r2, r3
 8008faa:	4a1b      	ldr	r2, [pc, #108]	@ (8009018 <pvPortMalloc+0x18c>)
 8008fac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008fae:	4b1a      	ldr	r3, [pc, #104]	@ (8009018 <pvPortMalloc+0x18c>)
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8009020 <pvPortMalloc+0x194>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d203      	bcs.n	8008fc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fba:	4b17      	ldr	r3, [pc, #92]	@ (8009018 <pvPortMalloc+0x18c>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a18      	ldr	r2, [pc, #96]	@ (8009020 <pvPortMalloc+0x194>)
 8008fc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	4b13      	ldr	r3, [pc, #76]	@ (8009014 <pvPortMalloc+0x188>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	431a      	orrs	r2, r3
 8008fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008fd6:	4b13      	ldr	r3, [pc, #76]	@ (8009024 <pvPortMalloc+0x198>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	4a11      	ldr	r2, [pc, #68]	@ (8009024 <pvPortMalloc+0x198>)
 8008fde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008fe0:	f7fe fcea 	bl	80079b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	f003 0307 	and.w	r3, r3, #7
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00b      	beq.n	8009006 <pvPortMalloc+0x17a>
	__asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff2:	f383 8811 	msr	BASEPRI, r3
 8008ff6:	f3bf 8f6f 	isb	sy
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	60fb      	str	r3, [r7, #12]
}
 8009000:	bf00      	nop
 8009002:	bf00      	nop
 8009004:	e7fd      	b.n	8009002 <pvPortMalloc+0x176>
	return pvReturn;
 8009006:	69fb      	ldr	r3, [r7, #28]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3728      	adds	r7, #40	@ 0x28
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	2000b574 	.word	0x2000b574
 8009014:	2000b588 	.word	0x2000b588
 8009018:	2000b578 	.word	0x2000b578
 800901c:	2000b56c 	.word	0x2000b56c
 8009020:	2000b57c 	.word	0x2000b57c
 8009024:	2000b580 	.word	0x2000b580

08009028 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b086      	sub	sp, #24
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d04f      	beq.n	80090da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800903a:	2308      	movs	r3, #8
 800903c:	425b      	negs	r3, r3
 800903e:	697a      	ldr	r2, [r7, #20]
 8009040:	4413      	add	r3, r2
 8009042:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	4b25      	ldr	r3, [pc, #148]	@ (80090e4 <vPortFree+0xbc>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4013      	ands	r3, r2
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10b      	bne.n	800906e <vPortFree+0x46>
	__asm volatile
 8009056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905a:	f383 8811 	msr	BASEPRI, r3
 800905e:	f3bf 8f6f 	isb	sy
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	60fb      	str	r3, [r7, #12]
}
 8009068:	bf00      	nop
 800906a:	bf00      	nop
 800906c:	e7fd      	b.n	800906a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d00b      	beq.n	800908e <vPortFree+0x66>
	__asm volatile
 8009076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800907a:	f383 8811 	msr	BASEPRI, r3
 800907e:	f3bf 8f6f 	isb	sy
 8009082:	f3bf 8f4f 	dsb	sy
 8009086:	60bb      	str	r3, [r7, #8]
}
 8009088:	bf00      	nop
 800908a:	bf00      	nop
 800908c:	e7fd      	b.n	800908a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	4b14      	ldr	r3, [pc, #80]	@ (80090e4 <vPortFree+0xbc>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4013      	ands	r3, r2
 8009098:	2b00      	cmp	r3, #0
 800909a:	d01e      	beq.n	80090da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d11a      	bne.n	80090da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	685a      	ldr	r2, [r3, #4]
 80090a8:	4b0e      	ldr	r3, [pc, #56]	@ (80090e4 <vPortFree+0xbc>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	43db      	mvns	r3, r3
 80090ae:	401a      	ands	r2, r3
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090b4:	f7fe fc72 	bl	800799c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	685a      	ldr	r2, [r3, #4]
 80090bc:	4b0a      	ldr	r3, [pc, #40]	@ (80090e8 <vPortFree+0xc0>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4413      	add	r3, r2
 80090c2:	4a09      	ldr	r2, [pc, #36]	@ (80090e8 <vPortFree+0xc0>)
 80090c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090c6:	6938      	ldr	r0, [r7, #16]
 80090c8:	f000 f874 	bl	80091b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80090cc:	4b07      	ldr	r3, [pc, #28]	@ (80090ec <vPortFree+0xc4>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	3301      	adds	r3, #1
 80090d2:	4a06      	ldr	r2, [pc, #24]	@ (80090ec <vPortFree+0xc4>)
 80090d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80090d6:	f7fe fc6f 	bl	80079b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090da:	bf00      	nop
 80090dc:	3718      	adds	r7, #24
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	2000b588 	.word	0x2000b588
 80090e8:	2000b578 	.word	0x2000b578
 80090ec:	2000b584 	.word	0x2000b584

080090f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090f6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80090fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80090fc:	4b27      	ldr	r3, [pc, #156]	@ (800919c <prvHeapInit+0xac>)
 80090fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f003 0307 	and.w	r3, r3, #7
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00c      	beq.n	8009124 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	3307      	adds	r3, #7
 800910e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f023 0307 	bic.w	r3, r3, #7
 8009116:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	4a1f      	ldr	r2, [pc, #124]	@ (800919c <prvHeapInit+0xac>)
 8009120:	4413      	add	r3, r2
 8009122:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009128:	4a1d      	ldr	r2, [pc, #116]	@ (80091a0 <prvHeapInit+0xb0>)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800912e:	4b1c      	ldr	r3, [pc, #112]	@ (80091a0 <prvHeapInit+0xb0>)
 8009130:	2200      	movs	r2, #0
 8009132:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	4413      	add	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800913c:	2208      	movs	r2, #8
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	1a9b      	subs	r3, r3, r2
 8009142:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f023 0307 	bic.w	r3, r3, #7
 800914a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4a15      	ldr	r2, [pc, #84]	@ (80091a4 <prvHeapInit+0xb4>)
 8009150:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009152:	4b14      	ldr	r3, [pc, #80]	@ (80091a4 <prvHeapInit+0xb4>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2200      	movs	r2, #0
 8009158:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800915a:	4b12      	ldr	r3, [pc, #72]	@ (80091a4 <prvHeapInit+0xb4>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2200      	movs	r2, #0
 8009160:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	1ad2      	subs	r2, r2, r3
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009170:	4b0c      	ldr	r3, [pc, #48]	@ (80091a4 <prvHeapInit+0xb4>)
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	4a0a      	ldr	r2, [pc, #40]	@ (80091a8 <prvHeapInit+0xb8>)
 800917e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	4a09      	ldr	r2, [pc, #36]	@ (80091ac <prvHeapInit+0xbc>)
 8009186:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009188:	4b09      	ldr	r3, [pc, #36]	@ (80091b0 <prvHeapInit+0xc0>)
 800918a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800918e:	601a      	str	r2, [r3, #0]
}
 8009190:	bf00      	nop
 8009192:	3714      	adds	r7, #20
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	2000674c 	.word	0x2000674c
 80091a0:	2000b56c 	.word	0x2000b56c
 80091a4:	2000b574 	.word	0x2000b574
 80091a8:	2000b57c 	.word	0x2000b57c
 80091ac:	2000b578 	.word	0x2000b578
 80091b0:	2000b588 	.word	0x2000b588

080091b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091bc:	4b28      	ldr	r3, [pc, #160]	@ (8009260 <prvInsertBlockIntoFreeList+0xac>)
 80091be:	60fb      	str	r3, [r7, #12]
 80091c0:	e002      	b.n	80091c8 <prvInsertBlockIntoFreeList+0x14>
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	60fb      	str	r3, [r7, #12]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d8f7      	bhi.n	80091c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	4413      	add	r3, r2
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d108      	bne.n	80091f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	685a      	ldr	r2, [r3, #4]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	441a      	add	r2, r3
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	441a      	add	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	429a      	cmp	r2, r3
 8009208:	d118      	bne.n	800923c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	4b15      	ldr	r3, [pc, #84]	@ (8009264 <prvInsertBlockIntoFreeList+0xb0>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	429a      	cmp	r2, r3
 8009214:	d00d      	beq.n	8009232 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	685a      	ldr	r2, [r3, #4]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	441a      	add	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	e008      	b.n	8009244 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009232:	4b0c      	ldr	r3, [pc, #48]	@ (8009264 <prvInsertBlockIntoFreeList+0xb0>)
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	601a      	str	r2, [r3, #0]
 800923a:	e003      	b.n	8009244 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	429a      	cmp	r2, r3
 800924a:	d002      	beq.n	8009252 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009252:	bf00      	nop
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	2000b56c 	.word	0x2000b56c
 8009264:	2000b574 	.word	0x2000b574

08009268 <_ZdlPvj>:
 8009268:	f000 b817 	b.w	800929a <_ZdlPv>

0800926c <_Znwj>:
 800926c:	2801      	cmp	r0, #1
 800926e:	bf38      	it	cc
 8009270:	2001      	movcc	r0, #1
 8009272:	b510      	push	{r4, lr}
 8009274:	4604      	mov	r4, r0
 8009276:	4620      	mov	r0, r4
 8009278:	f001 f8c8 	bl	800a40c <malloc>
 800927c:	b100      	cbz	r0, 8009280 <_Znwj+0x14>
 800927e:	bd10      	pop	{r4, pc}
 8009280:	f000 f80e 	bl	80092a0 <_ZSt15get_new_handlerv>
 8009284:	b908      	cbnz	r0, 800928a <_Znwj+0x1e>
 8009286:	f001 f89d 	bl	800a3c4 <abort>
 800928a:	4780      	blx	r0
 800928c:	e7f3      	b.n	8009276 <_Znwj+0xa>

0800928e <_ZSt17__throw_bad_allocv>:
 800928e:	b508      	push	{r3, lr}
 8009290:	f001 f898 	bl	800a3c4 <abort>

08009294 <_ZSt28__throw_bad_array_new_lengthv>:
 8009294:	b508      	push	{r3, lr}
 8009296:	f001 f895 	bl	800a3c4 <abort>

0800929a <_ZdlPv>:
 800929a:	f001 b8bf 	b.w	800a41c <free>
	...

080092a0 <_ZSt15get_new_handlerv>:
 80092a0:	4b02      	ldr	r3, [pc, #8]	@ (80092ac <_ZSt15get_new_handlerv+0xc>)
 80092a2:	6818      	ldr	r0, [r3, #0]
 80092a4:	f3bf 8f5b 	dmb	ish
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	2000b58c 	.word	0x2000b58c

080092b0 <acosf>:
 80092b0:	b508      	push	{r3, lr}
 80092b2:	ed2d 8b02 	vpush	{d8}
 80092b6:	eeb0 8a40 	vmov.f32	s16, s0
 80092ba:	f000 f9d7 	bl	800966c <__ieee754_acosf>
 80092be:	eeb4 8a48 	vcmp.f32	s16, s16
 80092c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c6:	eef0 8a40 	vmov.f32	s17, s0
 80092ca:	d615      	bvs.n	80092f8 <acosf+0x48>
 80092cc:	eeb0 0a48 	vmov.f32	s0, s16
 80092d0:	f000 f87e 	bl	80093d0 <fabsf>
 80092d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80092d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80092dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092e0:	dd0a      	ble.n	80092f8 <acosf+0x48>
 80092e2:	f001 fbd5 	bl	800aa90 <__errno>
 80092e6:	ecbd 8b02 	vpop	{d8}
 80092ea:	2321      	movs	r3, #33	@ 0x21
 80092ec:	6003      	str	r3, [r0, #0]
 80092ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80092f2:	4804      	ldr	r0, [pc, #16]	@ (8009304 <acosf+0x54>)
 80092f4:	f000 b8ba 	b.w	800946c <nanf>
 80092f8:	eeb0 0a68 	vmov.f32	s0, s17
 80092fc:	ecbd 8b02 	vpop	{d8}
 8009300:	bd08      	pop	{r3, pc}
 8009302:	bf00      	nop
 8009304:	0800b471 	.word	0x0800b471

08009308 <atan2f>:
 8009308:	f000 baa6 	b.w	8009858 <__ieee754_atan2f>

0800930c <sqrtf>:
 800930c:	b508      	push	{r3, lr}
 800930e:	ed2d 8b02 	vpush	{d8}
 8009312:	eeb0 8a40 	vmov.f32	s16, s0
 8009316:	f000 f905 	bl	8009524 <__ieee754_sqrtf>
 800931a:	eeb4 8a48 	vcmp.f32	s16, s16
 800931e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009322:	d60c      	bvs.n	800933e <sqrtf+0x32>
 8009324:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009344 <sqrtf+0x38>
 8009328:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800932c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009330:	d505      	bpl.n	800933e <sqrtf+0x32>
 8009332:	f001 fbad 	bl	800aa90 <__errno>
 8009336:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800933a:	2321      	movs	r3, #33	@ 0x21
 800933c:	6003      	str	r3, [r0, #0]
 800933e:	ecbd 8b02 	vpop	{d8}
 8009342:	bd08      	pop	{r3, pc}
 8009344:	00000000 	.word	0x00000000

08009348 <cosf>:
 8009348:	ee10 3a10 	vmov	r3, s0
 800934c:	b507      	push	{r0, r1, r2, lr}
 800934e:	4a1e      	ldr	r2, [pc, #120]	@ (80093c8 <cosf+0x80>)
 8009350:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009354:	4293      	cmp	r3, r2
 8009356:	d806      	bhi.n	8009366 <cosf+0x1e>
 8009358:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80093cc <cosf+0x84>
 800935c:	b003      	add	sp, #12
 800935e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009362:	f000 b8e3 	b.w	800952c <__kernel_cosf>
 8009366:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800936a:	d304      	bcc.n	8009376 <cosf+0x2e>
 800936c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009370:	b003      	add	sp, #12
 8009372:	f85d fb04 	ldr.w	pc, [sp], #4
 8009376:	4668      	mov	r0, sp
 8009378:	f000 fb0e 	bl	8009998 <__ieee754_rem_pio2f>
 800937c:	f000 0003 	and.w	r0, r0, #3
 8009380:	2801      	cmp	r0, #1
 8009382:	d009      	beq.n	8009398 <cosf+0x50>
 8009384:	2802      	cmp	r0, #2
 8009386:	d010      	beq.n	80093aa <cosf+0x62>
 8009388:	b9b0      	cbnz	r0, 80093b8 <cosf+0x70>
 800938a:	eddd 0a01 	vldr	s1, [sp, #4]
 800938e:	ed9d 0a00 	vldr	s0, [sp]
 8009392:	f000 f8cb 	bl	800952c <__kernel_cosf>
 8009396:	e7eb      	b.n	8009370 <cosf+0x28>
 8009398:	eddd 0a01 	vldr	s1, [sp, #4]
 800939c:	ed9d 0a00 	vldr	s0, [sp]
 80093a0:	f000 f91c 	bl	80095dc <__kernel_sinf>
 80093a4:	eeb1 0a40 	vneg.f32	s0, s0
 80093a8:	e7e2      	b.n	8009370 <cosf+0x28>
 80093aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80093ae:	ed9d 0a00 	vldr	s0, [sp]
 80093b2:	f000 f8bb 	bl	800952c <__kernel_cosf>
 80093b6:	e7f5      	b.n	80093a4 <cosf+0x5c>
 80093b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80093bc:	ed9d 0a00 	vldr	s0, [sp]
 80093c0:	2001      	movs	r0, #1
 80093c2:	f000 f90b 	bl	80095dc <__kernel_sinf>
 80093c6:	e7d3      	b.n	8009370 <cosf+0x28>
 80093c8:	3f490fd8 	.word	0x3f490fd8
 80093cc:	00000000 	.word	0x00000000

080093d0 <fabsf>:
 80093d0:	ee10 3a10 	vmov	r3, s0
 80093d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093d8:	ee00 3a10 	vmov	s0, r3
 80093dc:	4770      	bx	lr
	...

080093e0 <sinf>:
 80093e0:	ee10 3a10 	vmov	r3, s0
 80093e4:	b507      	push	{r0, r1, r2, lr}
 80093e6:	4a1f      	ldr	r2, [pc, #124]	@ (8009464 <sinf+0x84>)
 80093e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d807      	bhi.n	8009400 <sinf+0x20>
 80093f0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8009468 <sinf+0x88>
 80093f4:	2000      	movs	r0, #0
 80093f6:	b003      	add	sp, #12
 80093f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093fc:	f000 b8ee 	b.w	80095dc <__kernel_sinf>
 8009400:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009404:	d304      	bcc.n	8009410 <sinf+0x30>
 8009406:	ee30 0a40 	vsub.f32	s0, s0, s0
 800940a:	b003      	add	sp, #12
 800940c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009410:	4668      	mov	r0, sp
 8009412:	f000 fac1 	bl	8009998 <__ieee754_rem_pio2f>
 8009416:	f000 0003 	and.w	r0, r0, #3
 800941a:	2801      	cmp	r0, #1
 800941c:	d00a      	beq.n	8009434 <sinf+0x54>
 800941e:	2802      	cmp	r0, #2
 8009420:	d00f      	beq.n	8009442 <sinf+0x62>
 8009422:	b9c0      	cbnz	r0, 8009456 <sinf+0x76>
 8009424:	eddd 0a01 	vldr	s1, [sp, #4]
 8009428:	ed9d 0a00 	vldr	s0, [sp]
 800942c:	2001      	movs	r0, #1
 800942e:	f000 f8d5 	bl	80095dc <__kernel_sinf>
 8009432:	e7ea      	b.n	800940a <sinf+0x2a>
 8009434:	eddd 0a01 	vldr	s1, [sp, #4]
 8009438:	ed9d 0a00 	vldr	s0, [sp]
 800943c:	f000 f876 	bl	800952c <__kernel_cosf>
 8009440:	e7e3      	b.n	800940a <sinf+0x2a>
 8009442:	eddd 0a01 	vldr	s1, [sp, #4]
 8009446:	ed9d 0a00 	vldr	s0, [sp]
 800944a:	2001      	movs	r0, #1
 800944c:	f000 f8c6 	bl	80095dc <__kernel_sinf>
 8009450:	eeb1 0a40 	vneg.f32	s0, s0
 8009454:	e7d9      	b.n	800940a <sinf+0x2a>
 8009456:	eddd 0a01 	vldr	s1, [sp, #4]
 800945a:	ed9d 0a00 	vldr	s0, [sp]
 800945e:	f000 f865 	bl	800952c <__kernel_cosf>
 8009462:	e7f5      	b.n	8009450 <sinf+0x70>
 8009464:	3f490fd8 	.word	0x3f490fd8
 8009468:	00000000 	.word	0x00000000

0800946c <nanf>:
 800946c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009474 <nanf+0x8>
 8009470:	4770      	bx	lr
 8009472:	bf00      	nop
 8009474:	7fc00000 	.word	0x7fc00000

08009478 <fmaxf>:
 8009478:	b508      	push	{r3, lr}
 800947a:	ed2d 8b02 	vpush	{d8}
 800947e:	eeb0 8a40 	vmov.f32	s16, s0
 8009482:	eef0 8a60 	vmov.f32	s17, s1
 8009486:	f000 f831 	bl	80094ec <__fpclassifyf>
 800948a:	b930      	cbnz	r0, 800949a <fmaxf+0x22>
 800948c:	eeb0 8a68 	vmov.f32	s16, s17
 8009490:	eeb0 0a48 	vmov.f32	s0, s16
 8009494:	ecbd 8b02 	vpop	{d8}
 8009498:	bd08      	pop	{r3, pc}
 800949a:	eeb0 0a68 	vmov.f32	s0, s17
 800949e:	f000 f825 	bl	80094ec <__fpclassifyf>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d0f4      	beq.n	8009490 <fmaxf+0x18>
 80094a6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80094aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ae:	dded      	ble.n	800948c <fmaxf+0x14>
 80094b0:	e7ee      	b.n	8009490 <fmaxf+0x18>

080094b2 <fminf>:
 80094b2:	b508      	push	{r3, lr}
 80094b4:	ed2d 8b02 	vpush	{d8}
 80094b8:	eeb0 8a40 	vmov.f32	s16, s0
 80094bc:	eef0 8a60 	vmov.f32	s17, s1
 80094c0:	f000 f814 	bl	80094ec <__fpclassifyf>
 80094c4:	b930      	cbnz	r0, 80094d4 <fminf+0x22>
 80094c6:	eeb0 8a68 	vmov.f32	s16, s17
 80094ca:	eeb0 0a48 	vmov.f32	s0, s16
 80094ce:	ecbd 8b02 	vpop	{d8}
 80094d2:	bd08      	pop	{r3, pc}
 80094d4:	eeb0 0a68 	vmov.f32	s0, s17
 80094d8:	f000 f808 	bl	80094ec <__fpclassifyf>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d0f4      	beq.n	80094ca <fminf+0x18>
 80094e0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80094e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094e8:	d5ed      	bpl.n	80094c6 <fminf+0x14>
 80094ea:	e7ee      	b.n	80094ca <fminf+0x18>

080094ec <__fpclassifyf>:
 80094ec:	ee10 3a10 	vmov	r3, s0
 80094f0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80094f4:	d00d      	beq.n	8009512 <__fpclassifyf+0x26>
 80094f6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80094fa:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80094fe:	d30a      	bcc.n	8009516 <__fpclassifyf+0x2a>
 8009500:	4b07      	ldr	r3, [pc, #28]	@ (8009520 <__fpclassifyf+0x34>)
 8009502:	1e42      	subs	r2, r0, #1
 8009504:	429a      	cmp	r2, r3
 8009506:	d908      	bls.n	800951a <__fpclassifyf+0x2e>
 8009508:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800950c:	4258      	negs	r0, r3
 800950e:	4158      	adcs	r0, r3
 8009510:	4770      	bx	lr
 8009512:	2002      	movs	r0, #2
 8009514:	4770      	bx	lr
 8009516:	2004      	movs	r0, #4
 8009518:	4770      	bx	lr
 800951a:	2003      	movs	r0, #3
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	007ffffe 	.word	0x007ffffe

08009524 <__ieee754_sqrtf>:
 8009524:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009528:	4770      	bx	lr
	...

0800952c <__kernel_cosf>:
 800952c:	ee10 3a10 	vmov	r3, s0
 8009530:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009534:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009538:	eef0 6a40 	vmov.f32	s13, s0
 800953c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009540:	d204      	bcs.n	800954c <__kernel_cosf+0x20>
 8009542:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8009546:	ee17 2a90 	vmov	r2, s15
 800954a:	b342      	cbz	r2, 800959e <__kernel_cosf+0x72>
 800954c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009550:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80095bc <__kernel_cosf+0x90>
 8009554:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80095c0 <__kernel_cosf+0x94>
 8009558:	4a1a      	ldr	r2, [pc, #104]	@ (80095c4 <__kernel_cosf+0x98>)
 800955a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800955e:	4293      	cmp	r3, r2
 8009560:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80095c8 <__kernel_cosf+0x9c>
 8009564:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009568:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80095cc <__kernel_cosf+0xa0>
 800956c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009570:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80095d0 <__kernel_cosf+0xa4>
 8009574:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009578:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80095d4 <__kernel_cosf+0xa8>
 800957c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009580:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8009584:	ee26 6a07 	vmul.f32	s12, s12, s14
 8009588:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800958c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8009590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009594:	d804      	bhi.n	80095a0 <__kernel_cosf+0x74>
 8009596:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800959a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800959e:	4770      	bx	lr
 80095a0:	4a0d      	ldr	r2, [pc, #52]	@ (80095d8 <__kernel_cosf+0xac>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	bf9a      	itte	ls
 80095a6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80095aa:	ee07 3a10 	vmovls	s14, r3
 80095ae:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80095b2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80095b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80095ba:	e7ec      	b.n	8009596 <__kernel_cosf+0x6a>
 80095bc:	ad47d74e 	.word	0xad47d74e
 80095c0:	310f74f6 	.word	0x310f74f6
 80095c4:	3e999999 	.word	0x3e999999
 80095c8:	b493f27c 	.word	0xb493f27c
 80095cc:	37d00d01 	.word	0x37d00d01
 80095d0:	bab60b61 	.word	0xbab60b61
 80095d4:	3d2aaaab 	.word	0x3d2aaaab
 80095d8:	3f480000 	.word	0x3f480000

080095dc <__kernel_sinf>:
 80095dc:	ee10 3a10 	vmov	r3, s0
 80095e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095e4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80095e8:	d204      	bcs.n	80095f4 <__kernel_sinf+0x18>
 80095ea:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80095ee:	ee17 3a90 	vmov	r3, s15
 80095f2:	b35b      	cbz	r3, 800964c <__kernel_sinf+0x70>
 80095f4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80095f8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009650 <__kernel_sinf+0x74>
 80095fc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8009654 <__kernel_sinf+0x78>
 8009600:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009604:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8009658 <__kernel_sinf+0x7c>
 8009608:	eee6 7a07 	vfma.f32	s15, s12, s14
 800960c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800965c <__kernel_sinf+0x80>
 8009610:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009614:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8009660 <__kernel_sinf+0x84>
 8009618:	ee60 6a07 	vmul.f32	s13, s0, s14
 800961c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009620:	b930      	cbnz	r0, 8009630 <__kernel_sinf+0x54>
 8009622:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8009664 <__kernel_sinf+0x88>
 8009626:	eea7 6a27 	vfma.f32	s12, s14, s15
 800962a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800962e:	4770      	bx	lr
 8009630:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009634:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8009638:	eee0 7a86 	vfma.f32	s15, s1, s12
 800963c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009640:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8009668 <__kernel_sinf+0x8c>
 8009644:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009648:	ee30 0a60 	vsub.f32	s0, s0, s1
 800964c:	4770      	bx	lr
 800964e:	bf00      	nop
 8009650:	2f2ec9d3 	.word	0x2f2ec9d3
 8009654:	b2d72f34 	.word	0xb2d72f34
 8009658:	3638ef1b 	.word	0x3638ef1b
 800965c:	b9500d01 	.word	0xb9500d01
 8009660:	3c088889 	.word	0x3c088889
 8009664:	be2aaaab 	.word	0xbe2aaaab
 8009668:	3e2aaaab 	.word	0x3e2aaaab

0800966c <__ieee754_acosf>:
 800966c:	b508      	push	{r3, lr}
 800966e:	ee10 3a10 	vmov	r3, s0
 8009672:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009676:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800967a:	ed2d 8b0c 	vpush	{d8-d13}
 800967e:	d10a      	bne.n	8009696 <__ieee754_acosf+0x2a>
 8009680:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8009814 <__ieee754_acosf+0x1a8>
 8009684:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8009818 <__ieee754_acosf+0x1ac>
 8009688:	2b00      	cmp	r3, #0
 800968a:	bfc8      	it	gt
 800968c:	eeb0 0a67 	vmovgt.f32	s0, s15
 8009690:	ecbd 8b0c 	vpop	{d8-d13}
 8009694:	bd08      	pop	{r3, pc}
 8009696:	d904      	bls.n	80096a2 <__ieee754_acosf+0x36>
 8009698:	ee30 8a40 	vsub.f32	s16, s0, s0
 800969c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80096a0:	e7f6      	b.n	8009690 <__ieee754_acosf+0x24>
 80096a2:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 80096a6:	d23c      	bcs.n	8009722 <__ieee754_acosf+0xb6>
 80096a8:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 80096ac:	f240 80af 	bls.w	800980e <__ieee754_acosf+0x1a2>
 80096b0:	ee60 7a00 	vmul.f32	s15, s0, s0
 80096b4:	eddf 6a59 	vldr	s13, [pc, #356]	@ 800981c <__ieee754_acosf+0x1b0>
 80096b8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8009820 <__ieee754_acosf+0x1b4>
 80096bc:	ed9f 6a59 	vldr	s12, [pc, #356]	@ 8009824 <__ieee754_acosf+0x1b8>
 80096c0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80096c4:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009828 <__ieee754_acosf+0x1bc>
 80096c8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80096cc:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800982c <__ieee754_acosf+0x1c0>
 80096d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096d4:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8009830 <__ieee754_acosf+0x1c4>
 80096d8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80096dc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8009834 <__ieee754_acosf+0x1c8>
 80096e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096e4:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8009838 <__ieee754_acosf+0x1cc>
 80096e8:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80096ec:	eddf 6a53 	vldr	s13, [pc, #332]	@ 800983c <__ieee754_acosf+0x1d0>
 80096f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80096f4:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8009840 <__ieee754_acosf+0x1d4>
 80096f8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80096fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009700:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009704:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009708:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8009844 <__ieee754_acosf+0x1d8>
 800970c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8009710:	eee0 7a46 	vfms.f32	s15, s0, s12
 8009714:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009718:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 8009848 <__ieee754_acosf+0x1dc>
 800971c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009720:	e7b6      	b.n	8009690 <__ieee754_acosf+0x24>
 8009722:	2b00      	cmp	r3, #0
 8009724:	eddf da3d 	vldr	s27, [pc, #244]	@ 800981c <__ieee754_acosf+0x1b0>
 8009728:	eddf ca3d 	vldr	s25, [pc, #244]	@ 8009820 <__ieee754_acosf+0x1b4>
 800972c:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 8009828 <__ieee754_acosf+0x1bc>
 8009730:	eddf ba3e 	vldr	s23, [pc, #248]	@ 800982c <__ieee754_acosf+0x1c0>
 8009734:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 8009830 <__ieee754_acosf+0x1c4>
 8009738:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 8009834 <__ieee754_acosf+0x1c8>
 800973c:	ed9f da3e 	vldr	s26, [pc, #248]	@ 8009838 <__ieee754_acosf+0x1cc>
 8009740:	eddf aa38 	vldr	s21, [pc, #224]	@ 8009824 <__ieee754_acosf+0x1b8>
 8009744:	ed9f aa3d 	vldr	s20, [pc, #244]	@ 800983c <__ieee754_acosf+0x1d0>
 8009748:	eddf 9a3d 	vldr	s19, [pc, #244]	@ 8009840 <__ieee754_acosf+0x1d4>
 800974c:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8009750:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009754:	da28      	bge.n	80097a8 <__ieee754_acosf+0x13c>
 8009756:	ee30 8a09 	vadd.f32	s16, s0, s18
 800975a:	ee28 0a27 	vmul.f32	s0, s16, s15
 800975e:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8009762:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8009766:	eeac ca80 	vfma.f32	s24, s25, s0
 800976a:	eeaa aa80 	vfma.f32	s20, s21, s0
 800976e:	eeec ba00 	vfma.f32	s23, s24, s0
 8009772:	eeea 9a00 	vfma.f32	s19, s20, s0
 8009776:	eeab ba80 	vfma.f32	s22, s23, s0
 800977a:	eea9 9a80 	vfma.f32	s18, s19, s0
 800977e:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8009782:	ee68 8a80 	vmul.f32	s17, s17, s0
 8009786:	f7ff fecd 	bl	8009524 <__ieee754_sqrtf>
 800978a:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800978e:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 800984c <__ieee754_acosf+0x1e0>
 8009792:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009796:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800979a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800979e:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8009850 <__ieee754_acosf+0x1e4>
 80097a2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80097a6:	e773      	b.n	8009690 <__ieee754_acosf+0x24>
 80097a8:	ee39 8a40 	vsub.f32	s16, s18, s0
 80097ac:	ee28 8a27 	vmul.f32	s16, s16, s15
 80097b0:	eeb0 0a48 	vmov.f32	s0, s16
 80097b4:	f7ff feb6 	bl	8009524 <__ieee754_sqrtf>
 80097b8:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80097bc:	eee8 aa0d 	vfma.f32	s21, s16, s26
 80097c0:	eeac ca88 	vfma.f32	s24, s25, s16
 80097c4:	eeaa aa88 	vfma.f32	s20, s21, s16
 80097c8:	eeec ba08 	vfma.f32	s23, s24, s16
 80097cc:	ee10 3a10 	vmov	r3, s0
 80097d0:	eeab ba88 	vfma.f32	s22, s23, s16
 80097d4:	f36f 030b 	bfc	r3, #0, #12
 80097d8:	eeea 9a08 	vfma.f32	s19, s20, s16
 80097dc:	ee07 3a90 	vmov	s15, r3
 80097e0:	eeeb 8a08 	vfma.f32	s17, s22, s16
 80097e4:	eeb0 6a48 	vmov.f32	s12, s16
 80097e8:	eea7 6ae7 	vfms.f32	s12, s15, s15
 80097ec:	eea9 9a88 	vfma.f32	s18, s19, s16
 80097f0:	ee70 6a27 	vadd.f32	s13, s0, s15
 80097f4:	ee68 8a88 	vmul.f32	s17, s17, s16
 80097f8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80097fc:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8009800:	eea0 7a26 	vfma.f32	s14, s0, s13
 8009804:	ee37 0a87 	vadd.f32	s0, s15, s14
 8009808:	ee30 0a00 	vadd.f32	s0, s0, s0
 800980c:	e740      	b.n	8009690 <__ieee754_acosf+0x24>
 800980e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8009854 <__ieee754_acosf+0x1e8>
 8009812:	e73d      	b.n	8009690 <__ieee754_acosf+0x24>
 8009814:	40490fdb 	.word	0x40490fdb
 8009818:	00000000 	.word	0x00000000
 800981c:	3811ef08 	.word	0x3811ef08
 8009820:	3a4f7f04 	.word	0x3a4f7f04
 8009824:	bf303361 	.word	0xbf303361
 8009828:	bd241146 	.word	0xbd241146
 800982c:	3e4e0aa8 	.word	0x3e4e0aa8
 8009830:	bea6b090 	.word	0xbea6b090
 8009834:	3e2aaaab 	.word	0x3e2aaaab
 8009838:	3d9dc62e 	.word	0x3d9dc62e
 800983c:	4001572d 	.word	0x4001572d
 8009840:	c019d139 	.word	0xc019d139
 8009844:	33a22168 	.word	0x33a22168
 8009848:	3fc90fda 	.word	0x3fc90fda
 800984c:	b3a22168 	.word	0xb3a22168
 8009850:	40490fda 	.word	0x40490fda
 8009854:	3fc90fdb 	.word	0x3fc90fdb

08009858 <__ieee754_atan2f>:
 8009858:	ee10 2a90 	vmov	r2, s1
 800985c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8009860:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009864:	b510      	push	{r4, lr}
 8009866:	eef0 7a40 	vmov.f32	s15, s0
 800986a:	d806      	bhi.n	800987a <__ieee754_atan2f+0x22>
 800986c:	ee10 0a10 	vmov	r0, s0
 8009870:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009874:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009878:	d904      	bls.n	8009884 <__ieee754_atan2f+0x2c>
 800987a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800987e:	eeb0 0a67 	vmov.f32	s0, s15
 8009882:	bd10      	pop	{r4, pc}
 8009884:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009888:	d103      	bne.n	8009892 <__ieee754_atan2f+0x3a>
 800988a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800988e:	f000 b9b3 	b.w	8009bf8 <atanf>
 8009892:	1794      	asrs	r4, r2, #30
 8009894:	f004 0402 	and.w	r4, r4, #2
 8009898:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800989c:	b943      	cbnz	r3, 80098b0 <__ieee754_atan2f+0x58>
 800989e:	2c02      	cmp	r4, #2
 80098a0:	d05e      	beq.n	8009960 <__ieee754_atan2f+0x108>
 80098a2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009974 <__ieee754_atan2f+0x11c>
 80098a6:	2c03      	cmp	r4, #3
 80098a8:	bf08      	it	eq
 80098aa:	eef0 7a47 	vmoveq.f32	s15, s14
 80098ae:	e7e6      	b.n	800987e <__ieee754_atan2f+0x26>
 80098b0:	b941      	cbnz	r1, 80098c4 <__ieee754_atan2f+0x6c>
 80098b2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009978 <__ieee754_atan2f+0x120>
 80098b6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800997c <__ieee754_atan2f+0x124>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	bfa8      	it	ge
 80098be:	eef0 7a47 	vmovge.f32	s15, s14
 80098c2:	e7dc      	b.n	800987e <__ieee754_atan2f+0x26>
 80098c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80098c8:	d110      	bne.n	80098ec <__ieee754_atan2f+0x94>
 80098ca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80098ce:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 80098d2:	d107      	bne.n	80098e4 <__ieee754_atan2f+0x8c>
 80098d4:	2c02      	cmp	r4, #2
 80098d6:	d846      	bhi.n	8009966 <__ieee754_atan2f+0x10e>
 80098d8:	4b29      	ldr	r3, [pc, #164]	@ (8009980 <__ieee754_atan2f+0x128>)
 80098da:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80098de:	edd3 7a00 	vldr	s15, [r3]
 80098e2:	e7cc      	b.n	800987e <__ieee754_atan2f+0x26>
 80098e4:	2c02      	cmp	r4, #2
 80098e6:	d841      	bhi.n	800996c <__ieee754_atan2f+0x114>
 80098e8:	4b26      	ldr	r3, [pc, #152]	@ (8009984 <__ieee754_atan2f+0x12c>)
 80098ea:	e7f6      	b.n	80098da <__ieee754_atan2f+0x82>
 80098ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80098f0:	d0df      	beq.n	80098b2 <__ieee754_atan2f+0x5a>
 80098f2:	1a5b      	subs	r3, r3, r1
 80098f4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80098f8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80098fc:	da1a      	bge.n	8009934 <__ieee754_atan2f+0xdc>
 80098fe:	2a00      	cmp	r2, #0
 8009900:	da01      	bge.n	8009906 <__ieee754_atan2f+0xae>
 8009902:	313c      	adds	r1, #60	@ 0x3c
 8009904:	db19      	blt.n	800993a <__ieee754_atan2f+0xe2>
 8009906:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800990a:	f7ff fd61 	bl	80093d0 <fabsf>
 800990e:	f000 f973 	bl	8009bf8 <atanf>
 8009912:	eef0 7a40 	vmov.f32	s15, s0
 8009916:	2c01      	cmp	r4, #1
 8009918:	d012      	beq.n	8009940 <__ieee754_atan2f+0xe8>
 800991a:	2c02      	cmp	r4, #2
 800991c:	d017      	beq.n	800994e <__ieee754_atan2f+0xf6>
 800991e:	2c00      	cmp	r4, #0
 8009920:	d0ad      	beq.n	800987e <__ieee754_atan2f+0x26>
 8009922:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009988 <__ieee754_atan2f+0x130>
 8009926:	ee77 7a87 	vadd.f32	s15, s15, s14
 800992a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800998c <__ieee754_atan2f+0x134>
 800992e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009932:	e7a4      	b.n	800987e <__ieee754_atan2f+0x26>
 8009934:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800997c <__ieee754_atan2f+0x124>
 8009938:	e7ed      	b.n	8009916 <__ieee754_atan2f+0xbe>
 800993a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009990 <__ieee754_atan2f+0x138>
 800993e:	e7ea      	b.n	8009916 <__ieee754_atan2f+0xbe>
 8009940:	ee17 3a90 	vmov	r3, s15
 8009944:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009948:	ee07 3a90 	vmov	s15, r3
 800994c:	e797      	b.n	800987e <__ieee754_atan2f+0x26>
 800994e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009988 <__ieee754_atan2f+0x130>
 8009952:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009956:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800998c <__ieee754_atan2f+0x134>
 800995a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800995e:	e78e      	b.n	800987e <__ieee754_atan2f+0x26>
 8009960:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800998c <__ieee754_atan2f+0x134>
 8009964:	e78b      	b.n	800987e <__ieee754_atan2f+0x26>
 8009966:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8009994 <__ieee754_atan2f+0x13c>
 800996a:	e788      	b.n	800987e <__ieee754_atan2f+0x26>
 800996c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009990 <__ieee754_atan2f+0x138>
 8009970:	e785      	b.n	800987e <__ieee754_atan2f+0x26>
 8009972:	bf00      	nop
 8009974:	c0490fdb 	.word	0xc0490fdb
 8009978:	bfc90fdb 	.word	0xbfc90fdb
 800997c:	3fc90fdb 	.word	0x3fc90fdb
 8009980:	0800b4ac 	.word	0x0800b4ac
 8009984:	0800b4a0 	.word	0x0800b4a0
 8009988:	33bbbd2e 	.word	0x33bbbd2e
 800998c:	40490fdb 	.word	0x40490fdb
 8009990:	00000000 	.word	0x00000000
 8009994:	3f490fdb 	.word	0x3f490fdb

08009998 <__ieee754_rem_pio2f>:
 8009998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800999a:	ee10 6a10 	vmov	r6, s0
 800999e:	4b88      	ldr	r3, [pc, #544]	@ (8009bc0 <__ieee754_rem_pio2f+0x228>)
 80099a0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80099a4:	429d      	cmp	r5, r3
 80099a6:	b087      	sub	sp, #28
 80099a8:	4604      	mov	r4, r0
 80099aa:	d805      	bhi.n	80099b8 <__ieee754_rem_pio2f+0x20>
 80099ac:	2300      	movs	r3, #0
 80099ae:	ed80 0a00 	vstr	s0, [r0]
 80099b2:	6043      	str	r3, [r0, #4]
 80099b4:	2000      	movs	r0, #0
 80099b6:	e022      	b.n	80099fe <__ieee754_rem_pio2f+0x66>
 80099b8:	4b82      	ldr	r3, [pc, #520]	@ (8009bc4 <__ieee754_rem_pio2f+0x22c>)
 80099ba:	429d      	cmp	r5, r3
 80099bc:	d83a      	bhi.n	8009a34 <__ieee754_rem_pio2f+0x9c>
 80099be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80099c2:	2e00      	cmp	r6, #0
 80099c4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009bc8 <__ieee754_rem_pio2f+0x230>
 80099c8:	4a80      	ldr	r2, [pc, #512]	@ (8009bcc <__ieee754_rem_pio2f+0x234>)
 80099ca:	f023 030f 	bic.w	r3, r3, #15
 80099ce:	dd18      	ble.n	8009a02 <__ieee754_rem_pio2f+0x6a>
 80099d0:	4293      	cmp	r3, r2
 80099d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80099d6:	bf09      	itett	eq
 80099d8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009bd0 <__ieee754_rem_pio2f+0x238>
 80099dc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009bd4 <__ieee754_rem_pio2f+0x23c>
 80099e0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009bd8 <__ieee754_rem_pio2f+0x240>
 80099e4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80099e8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80099ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80099f0:	ed80 7a00 	vstr	s14, [r0]
 80099f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80099f8:	edc0 7a01 	vstr	s15, [r0, #4]
 80099fc:	2001      	movs	r0, #1
 80099fe:	b007      	add	sp, #28
 8009a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a02:	4293      	cmp	r3, r2
 8009a04:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009a08:	bf09      	itett	eq
 8009a0a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009bd0 <__ieee754_rem_pio2f+0x238>
 8009a0e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009bd4 <__ieee754_rem_pio2f+0x23c>
 8009a12:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009bd8 <__ieee754_rem_pio2f+0x240>
 8009a16:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8009a1a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009a1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a22:	ed80 7a00 	vstr	s14, [r0]
 8009a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a2a:	edc0 7a01 	vstr	s15, [r0, #4]
 8009a2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a32:	e7e4      	b.n	80099fe <__ieee754_rem_pio2f+0x66>
 8009a34:	4b69      	ldr	r3, [pc, #420]	@ (8009bdc <__ieee754_rem_pio2f+0x244>)
 8009a36:	429d      	cmp	r5, r3
 8009a38:	d873      	bhi.n	8009b22 <__ieee754_rem_pio2f+0x18a>
 8009a3a:	f7ff fcc9 	bl	80093d0 <fabsf>
 8009a3e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009be0 <__ieee754_rem_pio2f+0x248>
 8009a42:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009a46:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009a4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009a4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009a52:	ee17 0a90 	vmov	r0, s15
 8009a56:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009bc8 <__ieee754_rem_pio2f+0x230>
 8009a5a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009a5e:	281f      	cmp	r0, #31
 8009a60:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009bd4 <__ieee754_rem_pio2f+0x23c>
 8009a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a68:	eeb1 6a47 	vneg.f32	s12, s14
 8009a6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009a70:	ee16 1a90 	vmov	r1, s13
 8009a74:	dc09      	bgt.n	8009a8a <__ieee754_rem_pio2f+0xf2>
 8009a76:	4a5b      	ldr	r2, [pc, #364]	@ (8009be4 <__ieee754_rem_pio2f+0x24c>)
 8009a78:	1e47      	subs	r7, r0, #1
 8009a7a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009a7e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8009a82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d107      	bne.n	8009a9a <__ieee754_rem_pio2f+0x102>
 8009a8a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8009a8e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8009a92:	2a08      	cmp	r2, #8
 8009a94:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8009a98:	dc14      	bgt.n	8009ac4 <__ieee754_rem_pio2f+0x12c>
 8009a9a:	6021      	str	r1, [r4, #0]
 8009a9c:	ed94 7a00 	vldr	s14, [r4]
 8009aa0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009aa4:	2e00      	cmp	r6, #0
 8009aa6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009aaa:	ed84 0a01 	vstr	s0, [r4, #4]
 8009aae:	daa6      	bge.n	80099fe <__ieee754_rem_pio2f+0x66>
 8009ab0:	eeb1 7a47 	vneg.f32	s14, s14
 8009ab4:	eeb1 0a40 	vneg.f32	s0, s0
 8009ab8:	ed84 7a00 	vstr	s14, [r4]
 8009abc:	ed84 0a01 	vstr	s0, [r4, #4]
 8009ac0:	4240      	negs	r0, r0
 8009ac2:	e79c      	b.n	80099fe <__ieee754_rem_pio2f+0x66>
 8009ac4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009bd0 <__ieee754_rem_pio2f+0x238>
 8009ac8:	eef0 6a40 	vmov.f32	s13, s0
 8009acc:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009ad0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009ad4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009ad8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009bd8 <__ieee754_rem_pio2f+0x240>
 8009adc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009ae0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009ae4:	ee15 2a90 	vmov	r2, s11
 8009ae8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009aec:	1a5b      	subs	r3, r3, r1
 8009aee:	2b19      	cmp	r3, #25
 8009af0:	dc04      	bgt.n	8009afc <__ieee754_rem_pio2f+0x164>
 8009af2:	edc4 5a00 	vstr	s11, [r4]
 8009af6:	eeb0 0a66 	vmov.f32	s0, s13
 8009afa:	e7cf      	b.n	8009a9c <__ieee754_rem_pio2f+0x104>
 8009afc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009be8 <__ieee754_rem_pio2f+0x250>
 8009b00:	eeb0 0a66 	vmov.f32	s0, s13
 8009b04:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009b08:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009b0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009bec <__ieee754_rem_pio2f+0x254>
 8009b10:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009b14:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009b18:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009b1c:	ed84 7a00 	vstr	s14, [r4]
 8009b20:	e7bc      	b.n	8009a9c <__ieee754_rem_pio2f+0x104>
 8009b22:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8009b26:	d306      	bcc.n	8009b36 <__ieee754_rem_pio2f+0x19e>
 8009b28:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009b2c:	edc0 7a01 	vstr	s15, [r0, #4]
 8009b30:	edc0 7a00 	vstr	s15, [r0]
 8009b34:	e73e      	b.n	80099b4 <__ieee754_rem_pio2f+0x1c>
 8009b36:	15ea      	asrs	r2, r5, #23
 8009b38:	3a86      	subs	r2, #134	@ 0x86
 8009b3a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8009b3e:	ee07 3a90 	vmov	s15, r3
 8009b42:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009b46:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009bf0 <__ieee754_rem_pio2f+0x258>
 8009b4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b52:	ed8d 7a03 	vstr	s14, [sp, #12]
 8009b56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009b5a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009b5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b66:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009b6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009b6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b76:	edcd 7a05 	vstr	s15, [sp, #20]
 8009b7a:	d11e      	bne.n	8009bba <__ieee754_rem_pio2f+0x222>
 8009b7c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8009b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b84:	bf0c      	ite	eq
 8009b86:	2301      	moveq	r3, #1
 8009b88:	2302      	movne	r3, #2
 8009b8a:	491a      	ldr	r1, [pc, #104]	@ (8009bf4 <__ieee754_rem_pio2f+0x25c>)
 8009b8c:	9101      	str	r1, [sp, #4]
 8009b8e:	2102      	movs	r1, #2
 8009b90:	9100      	str	r1, [sp, #0]
 8009b92:	a803      	add	r0, sp, #12
 8009b94:	4621      	mov	r1, r4
 8009b96:	f000 f903 	bl	8009da0 <__kernel_rem_pio2f>
 8009b9a:	2e00      	cmp	r6, #0
 8009b9c:	f6bf af2f 	bge.w	80099fe <__ieee754_rem_pio2f+0x66>
 8009ba0:	edd4 7a00 	vldr	s15, [r4]
 8009ba4:	eef1 7a67 	vneg.f32	s15, s15
 8009ba8:	edc4 7a00 	vstr	s15, [r4]
 8009bac:	edd4 7a01 	vldr	s15, [r4, #4]
 8009bb0:	eef1 7a67 	vneg.f32	s15, s15
 8009bb4:	edc4 7a01 	vstr	s15, [r4, #4]
 8009bb8:	e782      	b.n	8009ac0 <__ieee754_rem_pio2f+0x128>
 8009bba:	2303      	movs	r3, #3
 8009bbc:	e7e5      	b.n	8009b8a <__ieee754_rem_pio2f+0x1f2>
 8009bbe:	bf00      	nop
 8009bc0:	3f490fd8 	.word	0x3f490fd8
 8009bc4:	4016cbe3 	.word	0x4016cbe3
 8009bc8:	3fc90f80 	.word	0x3fc90f80
 8009bcc:	3fc90fd0 	.word	0x3fc90fd0
 8009bd0:	37354400 	.word	0x37354400
 8009bd4:	37354443 	.word	0x37354443
 8009bd8:	2e85a308 	.word	0x2e85a308
 8009bdc:	43490f80 	.word	0x43490f80
 8009be0:	3f22f984 	.word	0x3f22f984
 8009be4:	0800b4b8 	.word	0x0800b4b8
 8009be8:	2e85a300 	.word	0x2e85a300
 8009bec:	248d3132 	.word	0x248d3132
 8009bf0:	43800000 	.word	0x43800000
 8009bf4:	0800b538 	.word	0x0800b538

08009bf8 <atanf>:
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	ee10 5a10 	vmov	r5, s0
 8009bfe:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009c02:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009c06:	eef0 7a40 	vmov.f32	s15, s0
 8009c0a:	d310      	bcc.n	8009c2e <atanf+0x36>
 8009c0c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009c10:	d904      	bls.n	8009c1c <atanf+0x24>
 8009c12:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009c16:	eeb0 0a67 	vmov.f32	s0, s15
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009d54 <atanf+0x15c>
 8009c20:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009d58 <atanf+0x160>
 8009c24:	2d00      	cmp	r5, #0
 8009c26:	bfc8      	it	gt
 8009c28:	eef0 7a47 	vmovgt.f32	s15, s14
 8009c2c:	e7f3      	b.n	8009c16 <atanf+0x1e>
 8009c2e:	4b4b      	ldr	r3, [pc, #300]	@ (8009d5c <atanf+0x164>)
 8009c30:	429c      	cmp	r4, r3
 8009c32:	d810      	bhi.n	8009c56 <atanf+0x5e>
 8009c34:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8009c38:	d20a      	bcs.n	8009c50 <atanf+0x58>
 8009c3a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009d60 <atanf+0x168>
 8009c3e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009c42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c46:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c4e:	dce2      	bgt.n	8009c16 <atanf+0x1e>
 8009c50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c54:	e013      	b.n	8009c7e <atanf+0x86>
 8009c56:	f7ff fbbb 	bl	80093d0 <fabsf>
 8009c5a:	4b42      	ldr	r3, [pc, #264]	@ (8009d64 <atanf+0x16c>)
 8009c5c:	429c      	cmp	r4, r3
 8009c5e:	d84f      	bhi.n	8009d00 <atanf+0x108>
 8009c60:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009c64:	429c      	cmp	r4, r3
 8009c66:	d841      	bhi.n	8009cec <atanf+0xf4>
 8009c68:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009c6c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009c70:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009c74:	2300      	movs	r3, #0
 8009c76:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009c7a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009c84:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009d68 <atanf+0x170>
 8009c88:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8009d6c <atanf+0x174>
 8009c8c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009d70 <atanf+0x178>
 8009c90:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009c94:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009c98:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009d74 <atanf+0x17c>
 8009c9c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009ca0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009d78 <atanf+0x180>
 8009ca4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009ca8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009d7c <atanf+0x184>
 8009cac:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009cb0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009d80 <atanf+0x188>
 8009cb4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009cb8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009d84 <atanf+0x18c>
 8009cbc:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009cc0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009d88 <atanf+0x190>
 8009cc4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009cc8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8009d8c <atanf+0x194>
 8009ccc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009cd0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009d90 <atanf+0x198>
 8009cd4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009cd8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009cdc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009ce0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ce4:	d121      	bne.n	8009d2a <atanf+0x132>
 8009ce6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009cea:	e794      	b.n	8009c16 <atanf+0x1e>
 8009cec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009cf0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009cf4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009cfe:	e7be      	b.n	8009c7e <atanf+0x86>
 8009d00:	4b24      	ldr	r3, [pc, #144]	@ (8009d94 <atanf+0x19c>)
 8009d02:	429c      	cmp	r4, r3
 8009d04:	d80b      	bhi.n	8009d1e <atanf+0x126>
 8009d06:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8009d0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d0e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009d12:	2302      	movs	r3, #2
 8009d14:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009d18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d1c:	e7af      	b.n	8009c7e <atanf+0x86>
 8009d1e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009d22:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009d26:	2303      	movs	r3, #3
 8009d28:	e7a9      	b.n	8009c7e <atanf+0x86>
 8009d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8009d98 <atanf+0x1a0>)
 8009d2c:	491b      	ldr	r1, [pc, #108]	@ (8009d9c <atanf+0x1a4>)
 8009d2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009d32:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009d36:	edd3 6a00 	vldr	s13, [r3]
 8009d3a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009d3e:	2d00      	cmp	r5, #0
 8009d40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d44:	edd2 7a00 	vldr	s15, [r2]
 8009d48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d4c:	bfb8      	it	lt
 8009d4e:	eef1 7a67 	vneglt.f32	s15, s15
 8009d52:	e760      	b.n	8009c16 <atanf+0x1e>
 8009d54:	bfc90fdb 	.word	0xbfc90fdb
 8009d58:	3fc90fdb 	.word	0x3fc90fdb
 8009d5c:	3edfffff 	.word	0x3edfffff
 8009d60:	7149f2ca 	.word	0x7149f2ca
 8009d64:	3f97ffff 	.word	0x3f97ffff
 8009d68:	3c8569d7 	.word	0x3c8569d7
 8009d6c:	3d4bda59 	.word	0x3d4bda59
 8009d70:	bd6ef16b 	.word	0xbd6ef16b
 8009d74:	3d886b35 	.word	0x3d886b35
 8009d78:	3dba2e6e 	.word	0x3dba2e6e
 8009d7c:	3e124925 	.word	0x3e124925
 8009d80:	3eaaaaab 	.word	0x3eaaaaab
 8009d84:	bd15a221 	.word	0xbd15a221
 8009d88:	bd9d8795 	.word	0xbd9d8795
 8009d8c:	bde38e38 	.word	0xbde38e38
 8009d90:	be4ccccd 	.word	0xbe4ccccd
 8009d94:	401bffff 	.word	0x401bffff
 8009d98:	0800b860 	.word	0x0800b860
 8009d9c:	0800b850 	.word	0x0800b850

08009da0 <__kernel_rem_pio2f>:
 8009da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	ed2d 8b04 	vpush	{d8-d9}
 8009da8:	b0d9      	sub	sp, #356	@ 0x164
 8009daa:	4690      	mov	r8, r2
 8009dac:	9001      	str	r0, [sp, #4]
 8009dae:	4ab6      	ldr	r2, [pc, #728]	@ (800a088 <__kernel_rem_pio2f+0x2e8>)
 8009db0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8009db2:	f118 0f04 	cmn.w	r8, #4
 8009db6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8009dba:	460f      	mov	r7, r1
 8009dbc:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8009dc0:	db26      	blt.n	8009e10 <__kernel_rem_pio2f+0x70>
 8009dc2:	f1b8 0203 	subs.w	r2, r8, #3
 8009dc6:	bf48      	it	mi
 8009dc8:	f108 0204 	addmi.w	r2, r8, #4
 8009dcc:	10d2      	asrs	r2, r2, #3
 8009dce:	1c55      	adds	r5, r2, #1
 8009dd0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009dd2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 8009dd6:	00e8      	lsls	r0, r5, #3
 8009dd8:	eba2 060b 	sub.w	r6, r2, fp
 8009ddc:	9002      	str	r0, [sp, #8]
 8009dde:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8009de2:	eb0a 0c0b 	add.w	ip, sl, fp
 8009de6:	ac1c      	add	r4, sp, #112	@ 0x70
 8009de8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8009dec:	2000      	movs	r0, #0
 8009dee:	4560      	cmp	r0, ip
 8009df0:	dd10      	ble.n	8009e14 <__kernel_rem_pio2f+0x74>
 8009df2:	a91c      	add	r1, sp, #112	@ 0x70
 8009df4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009df8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8009dfc:	2600      	movs	r6, #0
 8009dfe:	4556      	cmp	r6, sl
 8009e00:	dc24      	bgt.n	8009e4c <__kernel_rem_pio2f+0xac>
 8009e02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009e06:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 8009e0a:	4684      	mov	ip, r0
 8009e0c:	2400      	movs	r4, #0
 8009e0e:	e016      	b.n	8009e3e <__kernel_rem_pio2f+0x9e>
 8009e10:	2200      	movs	r2, #0
 8009e12:	e7dc      	b.n	8009dce <__kernel_rem_pio2f+0x2e>
 8009e14:	42c6      	cmn	r6, r0
 8009e16:	bf5d      	ittte	pl
 8009e18:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8009e1c:	ee07 1a90 	vmovpl	s15, r1
 8009e20:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009e24:	eef0 7a47 	vmovmi.f32	s15, s14
 8009e28:	ece4 7a01 	vstmia	r4!, {s15}
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	e7de      	b.n	8009dee <__kernel_rem_pio2f+0x4e>
 8009e30:	ecfe 6a01 	vldmia	lr!, {s13}
 8009e34:	ed3c 7a01 	vldmdb	ip!, {s14}
 8009e38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009e3c:	3401      	adds	r4, #1
 8009e3e:	455c      	cmp	r4, fp
 8009e40:	ddf6      	ble.n	8009e30 <__kernel_rem_pio2f+0x90>
 8009e42:	ece9 7a01 	vstmia	r9!, {s15}
 8009e46:	3601      	adds	r6, #1
 8009e48:	3004      	adds	r0, #4
 8009e4a:	e7d8      	b.n	8009dfe <__kernel_rem_pio2f+0x5e>
 8009e4c:	a908      	add	r1, sp, #32
 8009e4e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e52:	9104      	str	r1, [sp, #16]
 8009e54:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009e56:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800a094 <__kernel_rem_pio2f+0x2f4>
 8009e5a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800a090 <__kernel_rem_pio2f+0x2f0>
 8009e5e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009e62:	9203      	str	r2, [sp, #12]
 8009e64:	4654      	mov	r4, sl
 8009e66:	00a2      	lsls	r2, r4, #2
 8009e68:	9205      	str	r2, [sp, #20]
 8009e6a:	aa58      	add	r2, sp, #352	@ 0x160
 8009e6c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009e70:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009e74:	a944      	add	r1, sp, #272	@ 0x110
 8009e76:	aa08      	add	r2, sp, #32
 8009e78:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009e7c:	4694      	mov	ip, r2
 8009e7e:	4626      	mov	r6, r4
 8009e80:	2e00      	cmp	r6, #0
 8009e82:	dc4c      	bgt.n	8009f1e <__kernel_rem_pio2f+0x17e>
 8009e84:	4628      	mov	r0, r5
 8009e86:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009e8a:	f000 f9f1 	bl	800a270 <scalbnf>
 8009e8e:	eeb0 8a40 	vmov.f32	s16, s0
 8009e92:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8009e96:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009e9a:	f000 fa4f 	bl	800a33c <floorf>
 8009e9e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8009ea2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8009ea6:	2d00      	cmp	r5, #0
 8009ea8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009eb0:	ee17 9a90 	vmov	r9, s15
 8009eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009eb8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8009ebc:	dd41      	ble.n	8009f42 <__kernel_rem_pio2f+0x1a2>
 8009ebe:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8009ec2:	a908      	add	r1, sp, #32
 8009ec4:	f1c5 0e08 	rsb	lr, r5, #8
 8009ec8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8009ecc:	fa46 f00e 	asr.w	r0, r6, lr
 8009ed0:	4481      	add	r9, r0
 8009ed2:	fa00 f00e 	lsl.w	r0, r0, lr
 8009ed6:	1a36      	subs	r6, r6, r0
 8009ed8:	f1c5 0007 	rsb	r0, r5, #7
 8009edc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8009ee0:	4106      	asrs	r6, r0
 8009ee2:	2e00      	cmp	r6, #0
 8009ee4:	dd3c      	ble.n	8009f60 <__kernel_rem_pio2f+0x1c0>
 8009ee6:	f04f 0e00 	mov.w	lr, #0
 8009eea:	f109 0901 	add.w	r9, r9, #1
 8009eee:	4670      	mov	r0, lr
 8009ef0:	4574      	cmp	r4, lr
 8009ef2:	dc68      	bgt.n	8009fc6 <__kernel_rem_pio2f+0x226>
 8009ef4:	2d00      	cmp	r5, #0
 8009ef6:	dd03      	ble.n	8009f00 <__kernel_rem_pio2f+0x160>
 8009ef8:	2d01      	cmp	r5, #1
 8009efa:	d074      	beq.n	8009fe6 <__kernel_rem_pio2f+0x246>
 8009efc:	2d02      	cmp	r5, #2
 8009efe:	d07d      	beq.n	8009ffc <__kernel_rem_pio2f+0x25c>
 8009f00:	2e02      	cmp	r6, #2
 8009f02:	d12d      	bne.n	8009f60 <__kernel_rem_pio2f+0x1c0>
 8009f04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009f08:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009f0c:	b340      	cbz	r0, 8009f60 <__kernel_rem_pio2f+0x1c0>
 8009f0e:	4628      	mov	r0, r5
 8009f10:	9306      	str	r3, [sp, #24]
 8009f12:	f000 f9ad 	bl	800a270 <scalbnf>
 8009f16:	9b06      	ldr	r3, [sp, #24]
 8009f18:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009f1c:	e020      	b.n	8009f60 <__kernel_rem_pio2f+0x1c0>
 8009f1e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009f22:	3e01      	subs	r6, #1
 8009f24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009f2c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009f30:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009f34:	ecac 0a01 	vstmia	ip!, {s0}
 8009f38:	ed30 0a01 	vldmdb	r0!, {s0}
 8009f3c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009f40:	e79e      	b.n	8009e80 <__kernel_rem_pio2f+0xe0>
 8009f42:	d105      	bne.n	8009f50 <__kernel_rem_pio2f+0x1b0>
 8009f44:	1e60      	subs	r0, r4, #1
 8009f46:	a908      	add	r1, sp, #32
 8009f48:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8009f4c:	11f6      	asrs	r6, r6, #7
 8009f4e:	e7c8      	b.n	8009ee2 <__kernel_rem_pio2f+0x142>
 8009f50:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009f54:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5c:	da31      	bge.n	8009fc2 <__kernel_rem_pio2f+0x222>
 8009f5e:	2600      	movs	r6, #0
 8009f60:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f68:	f040 8098 	bne.w	800a09c <__kernel_rem_pio2f+0x2fc>
 8009f6c:	1e60      	subs	r0, r4, #1
 8009f6e:	2200      	movs	r2, #0
 8009f70:	4550      	cmp	r0, sl
 8009f72:	da4b      	bge.n	800a00c <__kernel_rem_pio2f+0x26c>
 8009f74:	2a00      	cmp	r2, #0
 8009f76:	d065      	beq.n	800a044 <__kernel_rem_pio2f+0x2a4>
 8009f78:	3c01      	subs	r4, #1
 8009f7a:	ab08      	add	r3, sp, #32
 8009f7c:	3d08      	subs	r5, #8
 8009f7e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0f8      	beq.n	8009f78 <__kernel_rem_pio2f+0x1d8>
 8009f86:	4628      	mov	r0, r5
 8009f88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009f8c:	f000 f970 	bl	800a270 <scalbnf>
 8009f90:	1c63      	adds	r3, r4, #1
 8009f92:	aa44      	add	r2, sp, #272	@ 0x110
 8009f94:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800a094 <__kernel_rem_pio2f+0x2f4>
 8009f98:	0099      	lsls	r1, r3, #2
 8009f9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009f9e:	4623      	mov	r3, r4
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	f280 80a9 	bge.w	800a0f8 <__kernel_rem_pio2f+0x358>
 8009fa6:	4623      	mov	r3, r4
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	f2c0 80c7 	blt.w	800a13c <__kernel_rem_pio2f+0x39c>
 8009fae:	aa44      	add	r2, sp, #272	@ 0x110
 8009fb0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8009fb4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800a08c <__kernel_rem_pio2f+0x2ec>
 8009fb8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	1ae2      	subs	r2, r4, r3
 8009fc0:	e0b1      	b.n	800a126 <__kernel_rem_pio2f+0x386>
 8009fc2:	2602      	movs	r6, #2
 8009fc4:	e78f      	b.n	8009ee6 <__kernel_rem_pio2f+0x146>
 8009fc6:	f852 1b04 	ldr.w	r1, [r2], #4
 8009fca:	b948      	cbnz	r0, 8009fe0 <__kernel_rem_pio2f+0x240>
 8009fcc:	b121      	cbz	r1, 8009fd8 <__kernel_rem_pio2f+0x238>
 8009fce:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8009fd2:	f842 1c04 	str.w	r1, [r2, #-4]
 8009fd6:	2101      	movs	r1, #1
 8009fd8:	f10e 0e01 	add.w	lr, lr, #1
 8009fdc:	4608      	mov	r0, r1
 8009fde:	e787      	b.n	8009ef0 <__kernel_rem_pio2f+0x150>
 8009fe0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8009fe4:	e7f5      	b.n	8009fd2 <__kernel_rem_pio2f+0x232>
 8009fe6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8009fea:	aa08      	add	r2, sp, #32
 8009fec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009ff0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009ff4:	a908      	add	r1, sp, #32
 8009ff6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8009ffa:	e781      	b.n	8009f00 <__kernel_rem_pio2f+0x160>
 8009ffc:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800a000:	aa08      	add	r2, sp, #32
 800a002:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800a006:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a00a:	e7f3      	b.n	8009ff4 <__kernel_rem_pio2f+0x254>
 800a00c:	a908      	add	r1, sp, #32
 800a00e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a012:	3801      	subs	r0, #1
 800a014:	430a      	orrs	r2, r1
 800a016:	e7ab      	b.n	8009f70 <__kernel_rem_pio2f+0x1d0>
 800a018:	3201      	adds	r2, #1
 800a01a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800a01e:	2e00      	cmp	r6, #0
 800a020:	d0fa      	beq.n	800a018 <__kernel_rem_pio2f+0x278>
 800a022:	9905      	ldr	r1, [sp, #20]
 800a024:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800a028:	eb0d 0001 	add.w	r0, sp, r1
 800a02c:	18e6      	adds	r6, r4, r3
 800a02e:	a91c      	add	r1, sp, #112	@ 0x70
 800a030:	f104 0c01 	add.w	ip, r4, #1
 800a034:	384c      	subs	r0, #76	@ 0x4c
 800a036:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a03a:	4422      	add	r2, r4
 800a03c:	4562      	cmp	r2, ip
 800a03e:	da04      	bge.n	800a04a <__kernel_rem_pio2f+0x2aa>
 800a040:	4614      	mov	r4, r2
 800a042:	e710      	b.n	8009e66 <__kernel_rem_pio2f+0xc6>
 800a044:	9804      	ldr	r0, [sp, #16]
 800a046:	2201      	movs	r2, #1
 800a048:	e7e7      	b.n	800a01a <__kernel_rem_pio2f+0x27a>
 800a04a:	9903      	ldr	r1, [sp, #12]
 800a04c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a050:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800a054:	9105      	str	r1, [sp, #20]
 800a056:	ee07 1a90 	vmov	s15, r1
 800a05a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a05e:	2400      	movs	r4, #0
 800a060:	ece6 7a01 	vstmia	r6!, {s15}
 800a064:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 800a068:	46b1      	mov	r9, r6
 800a06a:	455c      	cmp	r4, fp
 800a06c:	dd04      	ble.n	800a078 <__kernel_rem_pio2f+0x2d8>
 800a06e:	ece0 7a01 	vstmia	r0!, {s15}
 800a072:	f10c 0c01 	add.w	ip, ip, #1
 800a076:	e7e1      	b.n	800a03c <__kernel_rem_pio2f+0x29c>
 800a078:	ecfe 6a01 	vldmia	lr!, {s13}
 800a07c:	ed39 7a01 	vldmdb	r9!, {s14}
 800a080:	3401      	adds	r4, #1
 800a082:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a086:	e7f0      	b.n	800a06a <__kernel_rem_pio2f+0x2ca>
 800a088:	0800b89c 	.word	0x0800b89c
 800a08c:	0800b870 	.word	0x0800b870
 800a090:	43800000 	.word	0x43800000
 800a094:	3b800000 	.word	0x3b800000
 800a098:	00000000 	.word	0x00000000
 800a09c:	9b02      	ldr	r3, [sp, #8]
 800a09e:	eeb0 0a48 	vmov.f32	s0, s16
 800a0a2:	eba3 0008 	sub.w	r0, r3, r8
 800a0a6:	f000 f8e3 	bl	800a270 <scalbnf>
 800a0aa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800a090 <__kernel_rem_pio2f+0x2f0>
 800a0ae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a0b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b6:	db19      	blt.n	800a0ec <__kernel_rem_pio2f+0x34c>
 800a0b8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800a094 <__kernel_rem_pio2f+0x2f4>
 800a0bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a0c0:	aa08      	add	r2, sp, #32
 800a0c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0c6:	3508      	adds	r5, #8
 800a0c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0cc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a0d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a0d8:	ee10 3a10 	vmov	r3, s0
 800a0dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a0e0:	ee17 3a90 	vmov	r3, s15
 800a0e4:	3401      	adds	r4, #1
 800a0e6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a0ea:	e74c      	b.n	8009f86 <__kernel_rem_pio2f+0x1e6>
 800a0ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a0f0:	aa08      	add	r2, sp, #32
 800a0f2:	ee10 3a10 	vmov	r3, s0
 800a0f6:	e7f6      	b.n	800a0e6 <__kernel_rem_pio2f+0x346>
 800a0f8:	a808      	add	r0, sp, #32
 800a0fa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800a0fe:	9001      	str	r0, [sp, #4]
 800a100:	ee07 0a90 	vmov	s15, r0
 800a104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a108:	3b01      	subs	r3, #1
 800a10a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a10e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a112:	ed62 7a01 	vstmdb	r2!, {s15}
 800a116:	e743      	b.n	8009fa0 <__kernel_rem_pio2f+0x200>
 800a118:	ecfc 6a01 	vldmia	ip!, {s13}
 800a11c:	ecb5 7a01 	vldmia	r5!, {s14}
 800a120:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a124:	3001      	adds	r0, #1
 800a126:	4550      	cmp	r0, sl
 800a128:	dc01      	bgt.n	800a12e <__kernel_rem_pio2f+0x38e>
 800a12a:	4290      	cmp	r0, r2
 800a12c:	ddf4      	ble.n	800a118 <__kernel_rem_pio2f+0x378>
 800a12e:	a858      	add	r0, sp, #352	@ 0x160
 800a130:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a134:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800a138:	3b01      	subs	r3, #1
 800a13a:	e735      	b.n	8009fa8 <__kernel_rem_pio2f+0x208>
 800a13c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a13e:	2b02      	cmp	r3, #2
 800a140:	dc09      	bgt.n	800a156 <__kernel_rem_pio2f+0x3b6>
 800a142:	2b00      	cmp	r3, #0
 800a144:	dc27      	bgt.n	800a196 <__kernel_rem_pio2f+0x3f6>
 800a146:	d040      	beq.n	800a1ca <__kernel_rem_pio2f+0x42a>
 800a148:	f009 0007 	and.w	r0, r9, #7
 800a14c:	b059      	add	sp, #356	@ 0x164
 800a14e:	ecbd 8b04 	vpop	{d8-d9}
 800a152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a156:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a158:	2b03      	cmp	r3, #3
 800a15a:	d1f5      	bne.n	800a148 <__kernel_rem_pio2f+0x3a8>
 800a15c:	aa30      	add	r2, sp, #192	@ 0xc0
 800a15e:	1f0b      	subs	r3, r1, #4
 800a160:	4413      	add	r3, r2
 800a162:	461a      	mov	r2, r3
 800a164:	4620      	mov	r0, r4
 800a166:	2800      	cmp	r0, #0
 800a168:	dc50      	bgt.n	800a20c <__kernel_rem_pio2f+0x46c>
 800a16a:	4622      	mov	r2, r4
 800a16c:	2a01      	cmp	r2, #1
 800a16e:	dc5d      	bgt.n	800a22c <__kernel_rem_pio2f+0x48c>
 800a170:	ab30      	add	r3, sp, #192	@ 0xc0
 800a172:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 800a176:	440b      	add	r3, r1
 800a178:	2c01      	cmp	r4, #1
 800a17a:	dc67      	bgt.n	800a24c <__kernel_rem_pio2f+0x4ac>
 800a17c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800a180:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800a184:	2e00      	cmp	r6, #0
 800a186:	d167      	bne.n	800a258 <__kernel_rem_pio2f+0x4b8>
 800a188:	edc7 6a00 	vstr	s13, [r7]
 800a18c:	ed87 7a01 	vstr	s14, [r7, #4]
 800a190:	edc7 7a02 	vstr	s15, [r7, #8]
 800a194:	e7d8      	b.n	800a148 <__kernel_rem_pio2f+0x3a8>
 800a196:	ab30      	add	r3, sp, #192	@ 0xc0
 800a198:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 800a19c:	440b      	add	r3, r1
 800a19e:	4622      	mov	r2, r4
 800a1a0:	2a00      	cmp	r2, #0
 800a1a2:	da24      	bge.n	800a1ee <__kernel_rem_pio2f+0x44e>
 800a1a4:	b34e      	cbz	r6, 800a1fa <__kernel_rem_pio2f+0x45a>
 800a1a6:	eef1 7a47 	vneg.f32	s15, s14
 800a1aa:	edc7 7a00 	vstr	s15, [r7]
 800a1ae:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800a1b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a1b6:	aa31      	add	r2, sp, #196	@ 0xc4
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	da20      	bge.n	800a200 <__kernel_rem_pio2f+0x460>
 800a1be:	b10e      	cbz	r6, 800a1c4 <__kernel_rem_pio2f+0x424>
 800a1c0:	eef1 7a67 	vneg.f32	s15, s15
 800a1c4:	edc7 7a01 	vstr	s15, [r7, #4]
 800a1c8:	e7be      	b.n	800a148 <__kernel_rem_pio2f+0x3a8>
 800a1ca:	ab30      	add	r3, sp, #192	@ 0xc0
 800a1cc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800a098 <__kernel_rem_pio2f+0x2f8>
 800a1d0:	440b      	add	r3, r1
 800a1d2:	2c00      	cmp	r4, #0
 800a1d4:	da05      	bge.n	800a1e2 <__kernel_rem_pio2f+0x442>
 800a1d6:	b10e      	cbz	r6, 800a1dc <__kernel_rem_pio2f+0x43c>
 800a1d8:	eef1 7a67 	vneg.f32	s15, s15
 800a1dc:	edc7 7a00 	vstr	s15, [r7]
 800a1e0:	e7b2      	b.n	800a148 <__kernel_rem_pio2f+0x3a8>
 800a1e2:	ed33 7a01 	vldmdb	r3!, {s14}
 800a1e6:	3c01      	subs	r4, #1
 800a1e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a1ec:	e7f1      	b.n	800a1d2 <__kernel_rem_pio2f+0x432>
 800a1ee:	ed73 7a01 	vldmdb	r3!, {s15}
 800a1f2:	3a01      	subs	r2, #1
 800a1f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a1f8:	e7d2      	b.n	800a1a0 <__kernel_rem_pio2f+0x400>
 800a1fa:	eef0 7a47 	vmov.f32	s15, s14
 800a1fe:	e7d4      	b.n	800a1aa <__kernel_rem_pio2f+0x40a>
 800a200:	ecb2 7a01 	vldmia	r2!, {s14}
 800a204:	3301      	adds	r3, #1
 800a206:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a20a:	e7d6      	b.n	800a1ba <__kernel_rem_pio2f+0x41a>
 800a20c:	ed72 7a01 	vldmdb	r2!, {s15}
 800a210:	edd2 6a01 	vldr	s13, [r2, #4]
 800a214:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a218:	3801      	subs	r0, #1
 800a21a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a21e:	ed82 7a00 	vstr	s14, [r2]
 800a222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a226:	edc2 7a01 	vstr	s15, [r2, #4]
 800a22a:	e79c      	b.n	800a166 <__kernel_rem_pio2f+0x3c6>
 800a22c:	ed73 7a01 	vldmdb	r3!, {s15}
 800a230:	edd3 6a01 	vldr	s13, [r3, #4]
 800a234:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a238:	3a01      	subs	r2, #1
 800a23a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a23e:	ed83 7a00 	vstr	s14, [r3]
 800a242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a246:	edc3 7a01 	vstr	s15, [r3, #4]
 800a24a:	e78f      	b.n	800a16c <__kernel_rem_pio2f+0x3cc>
 800a24c:	ed33 7a01 	vldmdb	r3!, {s14}
 800a250:	3c01      	subs	r4, #1
 800a252:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a256:	e78f      	b.n	800a178 <__kernel_rem_pio2f+0x3d8>
 800a258:	eef1 6a66 	vneg.f32	s13, s13
 800a25c:	eeb1 7a47 	vneg.f32	s14, s14
 800a260:	edc7 6a00 	vstr	s13, [r7]
 800a264:	ed87 7a01 	vstr	s14, [r7, #4]
 800a268:	eef1 7a67 	vneg.f32	s15, s15
 800a26c:	e790      	b.n	800a190 <__kernel_rem_pio2f+0x3f0>
 800a26e:	bf00      	nop

0800a270 <scalbnf>:
 800a270:	ee10 3a10 	vmov	r3, s0
 800a274:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800a278:	d02b      	beq.n	800a2d2 <scalbnf+0x62>
 800a27a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a27e:	d302      	bcc.n	800a286 <scalbnf+0x16>
 800a280:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a284:	4770      	bx	lr
 800a286:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a28a:	d123      	bne.n	800a2d4 <scalbnf+0x64>
 800a28c:	4b24      	ldr	r3, [pc, #144]	@ (800a320 <scalbnf+0xb0>)
 800a28e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800a324 <scalbnf+0xb4>
 800a292:	4298      	cmp	r0, r3
 800a294:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a298:	db17      	blt.n	800a2ca <scalbnf+0x5a>
 800a29a:	ee10 3a10 	vmov	r3, s0
 800a29e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a2a2:	3a19      	subs	r2, #25
 800a2a4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a2a8:	4288      	cmp	r0, r1
 800a2aa:	dd15      	ble.n	800a2d8 <scalbnf+0x68>
 800a2ac:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800a328 <scalbnf+0xb8>
 800a2b0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800a32c <scalbnf+0xbc>
 800a2b4:	ee10 3a10 	vmov	r3, s0
 800a2b8:	eeb0 7a67 	vmov.f32	s14, s15
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	bfb8      	it	lt
 800a2c0:	eef0 7a66 	vmovlt.f32	s15, s13
 800a2c4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a2c8:	4770      	bx	lr
 800a2ca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a330 <scalbnf+0xc0>
 800a2ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a2d2:	4770      	bx	lr
 800a2d4:	0dd2      	lsrs	r2, r2, #23
 800a2d6:	e7e5      	b.n	800a2a4 <scalbnf+0x34>
 800a2d8:	4410      	add	r0, r2
 800a2da:	28fe      	cmp	r0, #254	@ 0xfe
 800a2dc:	dce6      	bgt.n	800a2ac <scalbnf+0x3c>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	dd06      	ble.n	800a2f0 <scalbnf+0x80>
 800a2e2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a2e6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a2ea:	ee00 3a10 	vmov	s0, r3
 800a2ee:	4770      	bx	lr
 800a2f0:	f110 0f16 	cmn.w	r0, #22
 800a2f4:	da09      	bge.n	800a30a <scalbnf+0x9a>
 800a2f6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800a330 <scalbnf+0xc0>
 800a2fa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800a334 <scalbnf+0xc4>
 800a2fe:	ee10 3a10 	vmov	r3, s0
 800a302:	eeb0 7a67 	vmov.f32	s14, s15
 800a306:	2b00      	cmp	r3, #0
 800a308:	e7d9      	b.n	800a2be <scalbnf+0x4e>
 800a30a:	3019      	adds	r0, #25
 800a30c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a310:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a314:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a338 <scalbnf+0xc8>
 800a318:	ee07 3a90 	vmov	s15, r3
 800a31c:	e7d7      	b.n	800a2ce <scalbnf+0x5e>
 800a31e:	bf00      	nop
 800a320:	ffff3cb0 	.word	0xffff3cb0
 800a324:	4c000000 	.word	0x4c000000
 800a328:	7149f2ca 	.word	0x7149f2ca
 800a32c:	f149f2ca 	.word	0xf149f2ca
 800a330:	0da24260 	.word	0x0da24260
 800a334:	8da24260 	.word	0x8da24260
 800a338:	33000000 	.word	0x33000000

0800a33c <floorf>:
 800a33c:	ee10 3a10 	vmov	r3, s0
 800a340:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a344:	3a7f      	subs	r2, #127	@ 0x7f
 800a346:	2a16      	cmp	r2, #22
 800a348:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a34c:	dc2b      	bgt.n	800a3a6 <floorf+0x6a>
 800a34e:	2a00      	cmp	r2, #0
 800a350:	da12      	bge.n	800a378 <floorf+0x3c>
 800a352:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a3b8 <floorf+0x7c>
 800a356:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a35a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a362:	dd06      	ble.n	800a372 <floorf+0x36>
 800a364:	2b00      	cmp	r3, #0
 800a366:	da24      	bge.n	800a3b2 <floorf+0x76>
 800a368:	2900      	cmp	r1, #0
 800a36a:	4b14      	ldr	r3, [pc, #80]	@ (800a3bc <floorf+0x80>)
 800a36c:	bf08      	it	eq
 800a36e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800a372:	ee00 3a10 	vmov	s0, r3
 800a376:	4770      	bx	lr
 800a378:	4911      	ldr	r1, [pc, #68]	@ (800a3c0 <floorf+0x84>)
 800a37a:	4111      	asrs	r1, r2
 800a37c:	420b      	tst	r3, r1
 800a37e:	d0fa      	beq.n	800a376 <floorf+0x3a>
 800a380:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800a3b8 <floorf+0x7c>
 800a384:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a388:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a390:	ddef      	ble.n	800a372 <floorf+0x36>
 800a392:	2b00      	cmp	r3, #0
 800a394:	bfbe      	ittt	lt
 800a396:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800a39a:	fa40 f202 	asrlt.w	r2, r0, r2
 800a39e:	189b      	addlt	r3, r3, r2
 800a3a0:	ea23 0301 	bic.w	r3, r3, r1
 800a3a4:	e7e5      	b.n	800a372 <floorf+0x36>
 800a3a6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a3aa:	d3e4      	bcc.n	800a376 <floorf+0x3a>
 800a3ac:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a3b0:	4770      	bx	lr
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	e7dd      	b.n	800a372 <floorf+0x36>
 800a3b6:	bf00      	nop
 800a3b8:	7149f2ca 	.word	0x7149f2ca
 800a3bc:	bf800000 	.word	0xbf800000
 800a3c0:	007fffff 	.word	0x007fffff

0800a3c4 <abort>:
 800a3c4:	b508      	push	{r3, lr}
 800a3c6:	2006      	movs	r0, #6
 800a3c8:	f000 faf0 	bl	800a9ac <raise>
 800a3cc:	2001      	movs	r0, #1
 800a3ce:	f7f9 f91d 	bl	800360c <_exit>
	...

0800a3d4 <calloc>:
 800a3d4:	4b02      	ldr	r3, [pc, #8]	@ (800a3e0 <calloc+0xc>)
 800a3d6:	460a      	mov	r2, r1
 800a3d8:	4601      	mov	r1, r0
 800a3da:	6818      	ldr	r0, [r3, #0]
 800a3dc:	f000 b802 	b.w	800a3e4 <_calloc_r>
 800a3e0:	20000034 	.word	0x20000034

0800a3e4 <_calloc_r>:
 800a3e4:	b570      	push	{r4, r5, r6, lr}
 800a3e6:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ea:	b934      	cbnz	r4, 800a3fa <_calloc_r+0x16>
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	f000 f83f 	bl	800a470 <_malloc_r>
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	b928      	cbnz	r0, 800a402 <_calloc_r+0x1e>
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	bd70      	pop	{r4, r5, r6, pc}
 800a3fa:	220c      	movs	r2, #12
 800a3fc:	6002      	str	r2, [r0, #0]
 800a3fe:	2600      	movs	r6, #0
 800a400:	e7f9      	b.n	800a3f6 <_calloc_r+0x12>
 800a402:	462a      	mov	r2, r5
 800a404:	4621      	mov	r1, r4
 800a406:	f000 faa1 	bl	800a94c <memset>
 800a40a:	e7f4      	b.n	800a3f6 <_calloc_r+0x12>

0800a40c <malloc>:
 800a40c:	4b02      	ldr	r3, [pc, #8]	@ (800a418 <malloc+0xc>)
 800a40e:	4601      	mov	r1, r0
 800a410:	6818      	ldr	r0, [r3, #0]
 800a412:	f000 b82d 	b.w	800a470 <_malloc_r>
 800a416:	bf00      	nop
 800a418:	20000034 	.word	0x20000034

0800a41c <free>:
 800a41c:	4b02      	ldr	r3, [pc, #8]	@ (800a428 <free+0xc>)
 800a41e:	4601      	mov	r1, r0
 800a420:	6818      	ldr	r0, [r3, #0]
 800a422:	f000 bb71 	b.w	800ab08 <_free_r>
 800a426:	bf00      	nop
 800a428:	20000034 	.word	0x20000034

0800a42c <sbrk_aligned>:
 800a42c:	b570      	push	{r4, r5, r6, lr}
 800a42e:	4e0f      	ldr	r6, [pc, #60]	@ (800a46c <sbrk_aligned+0x40>)
 800a430:	460c      	mov	r4, r1
 800a432:	6831      	ldr	r1, [r6, #0]
 800a434:	4605      	mov	r5, r0
 800a436:	b911      	cbnz	r1, 800a43e <sbrk_aligned+0x12>
 800a438:	f000 fb08 	bl	800aa4c <_sbrk_r>
 800a43c:	6030      	str	r0, [r6, #0]
 800a43e:	4621      	mov	r1, r4
 800a440:	4628      	mov	r0, r5
 800a442:	f000 fb03 	bl	800aa4c <_sbrk_r>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d103      	bne.n	800a452 <sbrk_aligned+0x26>
 800a44a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a44e:	4620      	mov	r0, r4
 800a450:	bd70      	pop	{r4, r5, r6, pc}
 800a452:	1cc4      	adds	r4, r0, #3
 800a454:	f024 0403 	bic.w	r4, r4, #3
 800a458:	42a0      	cmp	r0, r4
 800a45a:	d0f8      	beq.n	800a44e <sbrk_aligned+0x22>
 800a45c:	1a21      	subs	r1, r4, r0
 800a45e:	4628      	mov	r0, r5
 800a460:	f000 faf4 	bl	800aa4c <_sbrk_r>
 800a464:	3001      	adds	r0, #1
 800a466:	d1f2      	bne.n	800a44e <sbrk_aligned+0x22>
 800a468:	e7ef      	b.n	800a44a <sbrk_aligned+0x1e>
 800a46a:	bf00      	nop
 800a46c:	2000b590 	.word	0x2000b590

0800a470 <_malloc_r>:
 800a470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a474:	1ccd      	adds	r5, r1, #3
 800a476:	f025 0503 	bic.w	r5, r5, #3
 800a47a:	3508      	adds	r5, #8
 800a47c:	2d0c      	cmp	r5, #12
 800a47e:	bf38      	it	cc
 800a480:	250c      	movcc	r5, #12
 800a482:	2d00      	cmp	r5, #0
 800a484:	4606      	mov	r6, r0
 800a486:	db01      	blt.n	800a48c <_malloc_r+0x1c>
 800a488:	42a9      	cmp	r1, r5
 800a48a:	d904      	bls.n	800a496 <_malloc_r+0x26>
 800a48c:	230c      	movs	r3, #12
 800a48e:	6033      	str	r3, [r6, #0]
 800a490:	2000      	movs	r0, #0
 800a492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a496:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a56c <_malloc_r+0xfc>
 800a49a:	f000 f869 	bl	800a570 <__malloc_lock>
 800a49e:	f8d8 3000 	ldr.w	r3, [r8]
 800a4a2:	461c      	mov	r4, r3
 800a4a4:	bb44      	cbnz	r4, 800a4f8 <_malloc_r+0x88>
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4630      	mov	r0, r6
 800a4aa:	f7ff ffbf 	bl	800a42c <sbrk_aligned>
 800a4ae:	1c43      	adds	r3, r0, #1
 800a4b0:	4604      	mov	r4, r0
 800a4b2:	d158      	bne.n	800a566 <_malloc_r+0xf6>
 800a4b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4b8:	4627      	mov	r7, r4
 800a4ba:	2f00      	cmp	r7, #0
 800a4bc:	d143      	bne.n	800a546 <_malloc_r+0xd6>
 800a4be:	2c00      	cmp	r4, #0
 800a4c0:	d04b      	beq.n	800a55a <_malloc_r+0xea>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	4639      	mov	r1, r7
 800a4c6:	4630      	mov	r0, r6
 800a4c8:	eb04 0903 	add.w	r9, r4, r3
 800a4cc:	f000 fabe 	bl	800aa4c <_sbrk_r>
 800a4d0:	4581      	cmp	r9, r0
 800a4d2:	d142      	bne.n	800a55a <_malloc_r+0xea>
 800a4d4:	6821      	ldr	r1, [r4, #0]
 800a4d6:	1a6d      	subs	r5, r5, r1
 800a4d8:	4629      	mov	r1, r5
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f7ff ffa6 	bl	800a42c <sbrk_aligned>
 800a4e0:	3001      	adds	r0, #1
 800a4e2:	d03a      	beq.n	800a55a <_malloc_r+0xea>
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	442b      	add	r3, r5
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a4ee:	685a      	ldr	r2, [r3, #4]
 800a4f0:	bb62      	cbnz	r2, 800a54c <_malloc_r+0xdc>
 800a4f2:	f8c8 7000 	str.w	r7, [r8]
 800a4f6:	e00f      	b.n	800a518 <_malloc_r+0xa8>
 800a4f8:	6822      	ldr	r2, [r4, #0]
 800a4fa:	1b52      	subs	r2, r2, r5
 800a4fc:	d420      	bmi.n	800a540 <_malloc_r+0xd0>
 800a4fe:	2a0b      	cmp	r2, #11
 800a500:	d917      	bls.n	800a532 <_malloc_r+0xc2>
 800a502:	1961      	adds	r1, r4, r5
 800a504:	42a3      	cmp	r3, r4
 800a506:	6025      	str	r5, [r4, #0]
 800a508:	bf18      	it	ne
 800a50a:	6059      	strne	r1, [r3, #4]
 800a50c:	6863      	ldr	r3, [r4, #4]
 800a50e:	bf08      	it	eq
 800a510:	f8c8 1000 	streq.w	r1, [r8]
 800a514:	5162      	str	r2, [r4, r5]
 800a516:	604b      	str	r3, [r1, #4]
 800a518:	4630      	mov	r0, r6
 800a51a:	f000 f82f 	bl	800a57c <__malloc_unlock>
 800a51e:	f104 000b 	add.w	r0, r4, #11
 800a522:	1d23      	adds	r3, r4, #4
 800a524:	f020 0007 	bic.w	r0, r0, #7
 800a528:	1ac2      	subs	r2, r0, r3
 800a52a:	bf1c      	itt	ne
 800a52c:	1a1b      	subne	r3, r3, r0
 800a52e:	50a3      	strne	r3, [r4, r2]
 800a530:	e7af      	b.n	800a492 <_malloc_r+0x22>
 800a532:	6862      	ldr	r2, [r4, #4]
 800a534:	42a3      	cmp	r3, r4
 800a536:	bf0c      	ite	eq
 800a538:	f8c8 2000 	streq.w	r2, [r8]
 800a53c:	605a      	strne	r2, [r3, #4]
 800a53e:	e7eb      	b.n	800a518 <_malloc_r+0xa8>
 800a540:	4623      	mov	r3, r4
 800a542:	6864      	ldr	r4, [r4, #4]
 800a544:	e7ae      	b.n	800a4a4 <_malloc_r+0x34>
 800a546:	463c      	mov	r4, r7
 800a548:	687f      	ldr	r7, [r7, #4]
 800a54a:	e7b6      	b.n	800a4ba <_malloc_r+0x4a>
 800a54c:	461a      	mov	r2, r3
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	42a3      	cmp	r3, r4
 800a552:	d1fb      	bne.n	800a54c <_malloc_r+0xdc>
 800a554:	2300      	movs	r3, #0
 800a556:	6053      	str	r3, [r2, #4]
 800a558:	e7de      	b.n	800a518 <_malloc_r+0xa8>
 800a55a:	230c      	movs	r3, #12
 800a55c:	6033      	str	r3, [r6, #0]
 800a55e:	4630      	mov	r0, r6
 800a560:	f000 f80c 	bl	800a57c <__malloc_unlock>
 800a564:	e794      	b.n	800a490 <_malloc_r+0x20>
 800a566:	6005      	str	r5, [r0, #0]
 800a568:	e7d6      	b.n	800a518 <_malloc_r+0xa8>
 800a56a:	bf00      	nop
 800a56c:	2000b594 	.word	0x2000b594

0800a570 <__malloc_lock>:
 800a570:	4801      	ldr	r0, [pc, #4]	@ (800a578 <__malloc_lock+0x8>)
 800a572:	f000 bab8 	b.w	800aae6 <__retarget_lock_acquire_recursive>
 800a576:	bf00      	nop
 800a578:	2000b6d8 	.word	0x2000b6d8

0800a57c <__malloc_unlock>:
 800a57c:	4801      	ldr	r0, [pc, #4]	@ (800a584 <__malloc_unlock+0x8>)
 800a57e:	f000 bab3 	b.w	800aae8 <__retarget_lock_release_recursive>
 800a582:	bf00      	nop
 800a584:	2000b6d8 	.word	0x2000b6d8

0800a588 <realloc>:
 800a588:	4b02      	ldr	r3, [pc, #8]	@ (800a594 <realloc+0xc>)
 800a58a:	460a      	mov	r2, r1
 800a58c:	4601      	mov	r1, r0
 800a58e:	6818      	ldr	r0, [r3, #0]
 800a590:	f000 b802 	b.w	800a598 <_realloc_r>
 800a594:	20000034 	.word	0x20000034

0800a598 <_realloc_r>:
 800a598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a59c:	4607      	mov	r7, r0
 800a59e:	4614      	mov	r4, r2
 800a5a0:	460d      	mov	r5, r1
 800a5a2:	b921      	cbnz	r1, 800a5ae <_realloc_r+0x16>
 800a5a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a8:	4611      	mov	r1, r2
 800a5aa:	f7ff bf61 	b.w	800a470 <_malloc_r>
 800a5ae:	b92a      	cbnz	r2, 800a5bc <_realloc_r+0x24>
 800a5b0:	f000 faaa 	bl	800ab08 <_free_r>
 800a5b4:	4625      	mov	r5, r4
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5bc:	f000 faee 	bl	800ab9c <_malloc_usable_size_r>
 800a5c0:	4284      	cmp	r4, r0
 800a5c2:	4606      	mov	r6, r0
 800a5c4:	d802      	bhi.n	800a5cc <_realloc_r+0x34>
 800a5c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a5ca:	d8f4      	bhi.n	800a5b6 <_realloc_r+0x1e>
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	f7ff ff4e 	bl	800a470 <_malloc_r>
 800a5d4:	4680      	mov	r8, r0
 800a5d6:	b908      	cbnz	r0, 800a5dc <_realloc_r+0x44>
 800a5d8:	4645      	mov	r5, r8
 800a5da:	e7ec      	b.n	800a5b6 <_realloc_r+0x1e>
 800a5dc:	42b4      	cmp	r4, r6
 800a5de:	4622      	mov	r2, r4
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	bf28      	it	cs
 800a5e4:	4632      	movcs	r2, r6
 800a5e6:	f000 fa80 	bl	800aaea <memcpy>
 800a5ea:	4629      	mov	r1, r5
 800a5ec:	4638      	mov	r0, r7
 800a5ee:	f000 fa8b 	bl	800ab08 <_free_r>
 800a5f2:	e7f1      	b.n	800a5d8 <_realloc_r+0x40>

0800a5f4 <std>:
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	b510      	push	{r4, lr}
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a5fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a602:	6083      	str	r3, [r0, #8]
 800a604:	8181      	strh	r1, [r0, #12]
 800a606:	6643      	str	r3, [r0, #100]	@ 0x64
 800a608:	81c2      	strh	r2, [r0, #14]
 800a60a:	6183      	str	r3, [r0, #24]
 800a60c:	4619      	mov	r1, r3
 800a60e:	2208      	movs	r2, #8
 800a610:	305c      	adds	r0, #92	@ 0x5c
 800a612:	f000 f99b 	bl	800a94c <memset>
 800a616:	4b0d      	ldr	r3, [pc, #52]	@ (800a64c <std+0x58>)
 800a618:	6263      	str	r3, [r4, #36]	@ 0x24
 800a61a:	4b0d      	ldr	r3, [pc, #52]	@ (800a650 <std+0x5c>)
 800a61c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a61e:	4b0d      	ldr	r3, [pc, #52]	@ (800a654 <std+0x60>)
 800a620:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a622:	4b0d      	ldr	r3, [pc, #52]	@ (800a658 <std+0x64>)
 800a624:	6323      	str	r3, [r4, #48]	@ 0x30
 800a626:	4b0d      	ldr	r3, [pc, #52]	@ (800a65c <std+0x68>)
 800a628:	6224      	str	r4, [r4, #32]
 800a62a:	429c      	cmp	r4, r3
 800a62c:	d006      	beq.n	800a63c <std+0x48>
 800a62e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a632:	4294      	cmp	r4, r2
 800a634:	d002      	beq.n	800a63c <std+0x48>
 800a636:	33d0      	adds	r3, #208	@ 0xd0
 800a638:	429c      	cmp	r4, r3
 800a63a:	d105      	bne.n	800a648 <std+0x54>
 800a63c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a644:	f000 ba4e 	b.w	800aae4 <__retarget_lock_init_recursive>
 800a648:	bd10      	pop	{r4, pc}
 800a64a:	bf00      	nop
 800a64c:	0800a79d 	.word	0x0800a79d
 800a650:	0800a7bf 	.word	0x0800a7bf
 800a654:	0800a7f7 	.word	0x0800a7f7
 800a658:	0800a81b 	.word	0x0800a81b
 800a65c:	2000b598 	.word	0x2000b598

0800a660 <stdio_exit_handler>:
 800a660:	4a02      	ldr	r2, [pc, #8]	@ (800a66c <stdio_exit_handler+0xc>)
 800a662:	4903      	ldr	r1, [pc, #12]	@ (800a670 <stdio_exit_handler+0x10>)
 800a664:	4803      	ldr	r0, [pc, #12]	@ (800a674 <stdio_exit_handler+0x14>)
 800a666:	f000 b869 	b.w	800a73c <_fwalk_sglue>
 800a66a:	bf00      	nop
 800a66c:	20000028 	.word	0x20000028
 800a670:	0800b251 	.word	0x0800b251
 800a674:	20000038 	.word	0x20000038

0800a678 <cleanup_stdio>:
 800a678:	6841      	ldr	r1, [r0, #4]
 800a67a:	4b0c      	ldr	r3, [pc, #48]	@ (800a6ac <cleanup_stdio+0x34>)
 800a67c:	4299      	cmp	r1, r3
 800a67e:	b510      	push	{r4, lr}
 800a680:	4604      	mov	r4, r0
 800a682:	d001      	beq.n	800a688 <cleanup_stdio+0x10>
 800a684:	f000 fde4 	bl	800b250 <_fflush_r>
 800a688:	68a1      	ldr	r1, [r4, #8]
 800a68a:	4b09      	ldr	r3, [pc, #36]	@ (800a6b0 <cleanup_stdio+0x38>)
 800a68c:	4299      	cmp	r1, r3
 800a68e:	d002      	beq.n	800a696 <cleanup_stdio+0x1e>
 800a690:	4620      	mov	r0, r4
 800a692:	f000 fddd 	bl	800b250 <_fflush_r>
 800a696:	68e1      	ldr	r1, [r4, #12]
 800a698:	4b06      	ldr	r3, [pc, #24]	@ (800a6b4 <cleanup_stdio+0x3c>)
 800a69a:	4299      	cmp	r1, r3
 800a69c:	d004      	beq.n	800a6a8 <cleanup_stdio+0x30>
 800a69e:	4620      	mov	r0, r4
 800a6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6a4:	f000 bdd4 	b.w	800b250 <_fflush_r>
 800a6a8:	bd10      	pop	{r4, pc}
 800a6aa:	bf00      	nop
 800a6ac:	2000b598 	.word	0x2000b598
 800a6b0:	2000b600 	.word	0x2000b600
 800a6b4:	2000b668 	.word	0x2000b668

0800a6b8 <global_stdio_init.part.0>:
 800a6b8:	b510      	push	{r4, lr}
 800a6ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a6e8 <global_stdio_init.part.0+0x30>)
 800a6bc:	4c0b      	ldr	r4, [pc, #44]	@ (800a6ec <global_stdio_init.part.0+0x34>)
 800a6be:	4a0c      	ldr	r2, [pc, #48]	@ (800a6f0 <global_stdio_init.part.0+0x38>)
 800a6c0:	601a      	str	r2, [r3, #0]
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2104      	movs	r1, #4
 800a6c8:	f7ff ff94 	bl	800a5f4 <std>
 800a6cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	2109      	movs	r1, #9
 800a6d4:	f7ff ff8e 	bl	800a5f4 <std>
 800a6d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a6dc:	2202      	movs	r2, #2
 800a6de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6e2:	2112      	movs	r1, #18
 800a6e4:	f7ff bf86 	b.w	800a5f4 <std>
 800a6e8:	2000b6d0 	.word	0x2000b6d0
 800a6ec:	2000b598 	.word	0x2000b598
 800a6f0:	0800a661 	.word	0x0800a661

0800a6f4 <__sfp_lock_acquire>:
 800a6f4:	4801      	ldr	r0, [pc, #4]	@ (800a6fc <__sfp_lock_acquire+0x8>)
 800a6f6:	f000 b9f6 	b.w	800aae6 <__retarget_lock_acquire_recursive>
 800a6fa:	bf00      	nop
 800a6fc:	2000b6d9 	.word	0x2000b6d9

0800a700 <__sfp_lock_release>:
 800a700:	4801      	ldr	r0, [pc, #4]	@ (800a708 <__sfp_lock_release+0x8>)
 800a702:	f000 b9f1 	b.w	800aae8 <__retarget_lock_release_recursive>
 800a706:	bf00      	nop
 800a708:	2000b6d9 	.word	0x2000b6d9

0800a70c <__sinit>:
 800a70c:	b510      	push	{r4, lr}
 800a70e:	4604      	mov	r4, r0
 800a710:	f7ff fff0 	bl	800a6f4 <__sfp_lock_acquire>
 800a714:	6a23      	ldr	r3, [r4, #32]
 800a716:	b11b      	cbz	r3, 800a720 <__sinit+0x14>
 800a718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a71c:	f7ff bff0 	b.w	800a700 <__sfp_lock_release>
 800a720:	4b04      	ldr	r3, [pc, #16]	@ (800a734 <__sinit+0x28>)
 800a722:	6223      	str	r3, [r4, #32]
 800a724:	4b04      	ldr	r3, [pc, #16]	@ (800a738 <__sinit+0x2c>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d1f5      	bne.n	800a718 <__sinit+0xc>
 800a72c:	f7ff ffc4 	bl	800a6b8 <global_stdio_init.part.0>
 800a730:	e7f2      	b.n	800a718 <__sinit+0xc>
 800a732:	bf00      	nop
 800a734:	0800a679 	.word	0x0800a679
 800a738:	2000b6d0 	.word	0x2000b6d0

0800a73c <_fwalk_sglue>:
 800a73c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a740:	4607      	mov	r7, r0
 800a742:	4688      	mov	r8, r1
 800a744:	4614      	mov	r4, r2
 800a746:	2600      	movs	r6, #0
 800a748:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a74c:	f1b9 0901 	subs.w	r9, r9, #1
 800a750:	d505      	bpl.n	800a75e <_fwalk_sglue+0x22>
 800a752:	6824      	ldr	r4, [r4, #0]
 800a754:	2c00      	cmp	r4, #0
 800a756:	d1f7      	bne.n	800a748 <_fwalk_sglue+0xc>
 800a758:	4630      	mov	r0, r6
 800a75a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a75e:	89ab      	ldrh	r3, [r5, #12]
 800a760:	2b01      	cmp	r3, #1
 800a762:	d907      	bls.n	800a774 <_fwalk_sglue+0x38>
 800a764:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a768:	3301      	adds	r3, #1
 800a76a:	d003      	beq.n	800a774 <_fwalk_sglue+0x38>
 800a76c:	4629      	mov	r1, r5
 800a76e:	4638      	mov	r0, r7
 800a770:	47c0      	blx	r8
 800a772:	4306      	orrs	r6, r0
 800a774:	3568      	adds	r5, #104	@ 0x68
 800a776:	e7e9      	b.n	800a74c <_fwalk_sglue+0x10>

0800a778 <iprintf>:
 800a778:	b40f      	push	{r0, r1, r2, r3}
 800a77a:	b507      	push	{r0, r1, r2, lr}
 800a77c:	4906      	ldr	r1, [pc, #24]	@ (800a798 <iprintf+0x20>)
 800a77e:	ab04      	add	r3, sp, #16
 800a780:	6808      	ldr	r0, [r1, #0]
 800a782:	f853 2b04 	ldr.w	r2, [r3], #4
 800a786:	6881      	ldr	r1, [r0, #8]
 800a788:	9301      	str	r3, [sp, #4]
 800a78a:	f000 fa39 	bl	800ac00 <_vfiprintf_r>
 800a78e:	b003      	add	sp, #12
 800a790:	f85d eb04 	ldr.w	lr, [sp], #4
 800a794:	b004      	add	sp, #16
 800a796:	4770      	bx	lr
 800a798:	20000034 	.word	0x20000034

0800a79c <__sread>:
 800a79c:	b510      	push	{r4, lr}
 800a79e:	460c      	mov	r4, r1
 800a7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a4:	f000 f92c 	bl	800aa00 <_read_r>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	bfab      	itete	ge
 800a7ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a7ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a7b0:	181b      	addge	r3, r3, r0
 800a7b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a7b6:	bfac      	ite	ge
 800a7b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a7ba:	81a3      	strhlt	r3, [r4, #12]
 800a7bc:	bd10      	pop	{r4, pc}

0800a7be <__swrite>:
 800a7be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7c2:	461f      	mov	r7, r3
 800a7c4:	898b      	ldrh	r3, [r1, #12]
 800a7c6:	05db      	lsls	r3, r3, #23
 800a7c8:	4605      	mov	r5, r0
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	4616      	mov	r6, r2
 800a7ce:	d505      	bpl.n	800a7dc <__swrite+0x1e>
 800a7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f000 f900 	bl	800a9dc <_lseek_r>
 800a7dc:	89a3      	ldrh	r3, [r4, #12]
 800a7de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7e6:	81a3      	strh	r3, [r4, #12]
 800a7e8:	4632      	mov	r2, r6
 800a7ea:	463b      	mov	r3, r7
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7f2:	f000 b93b 	b.w	800aa6c <_write_r>

0800a7f6 <__sseek>:
 800a7f6:	b510      	push	{r4, lr}
 800a7f8:	460c      	mov	r4, r1
 800a7fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7fe:	f000 f8ed 	bl	800a9dc <_lseek_r>
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	89a3      	ldrh	r3, [r4, #12]
 800a806:	bf15      	itete	ne
 800a808:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a80a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a80e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a812:	81a3      	strheq	r3, [r4, #12]
 800a814:	bf18      	it	ne
 800a816:	81a3      	strhne	r3, [r4, #12]
 800a818:	bd10      	pop	{r4, pc}

0800a81a <__sclose>:
 800a81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a81e:	f000 b8cd 	b.w	800a9bc <_close_r>

0800a822 <__swbuf_r>:
 800a822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a824:	460e      	mov	r6, r1
 800a826:	4614      	mov	r4, r2
 800a828:	4605      	mov	r5, r0
 800a82a:	b118      	cbz	r0, 800a834 <__swbuf_r+0x12>
 800a82c:	6a03      	ldr	r3, [r0, #32]
 800a82e:	b90b      	cbnz	r3, 800a834 <__swbuf_r+0x12>
 800a830:	f7ff ff6c 	bl	800a70c <__sinit>
 800a834:	69a3      	ldr	r3, [r4, #24]
 800a836:	60a3      	str	r3, [r4, #8]
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	071a      	lsls	r2, r3, #28
 800a83c:	d501      	bpl.n	800a842 <__swbuf_r+0x20>
 800a83e:	6923      	ldr	r3, [r4, #16]
 800a840:	b943      	cbnz	r3, 800a854 <__swbuf_r+0x32>
 800a842:	4621      	mov	r1, r4
 800a844:	4628      	mov	r0, r5
 800a846:	f000 f82b 	bl	800a8a0 <__swsetup_r>
 800a84a:	b118      	cbz	r0, 800a854 <__swbuf_r+0x32>
 800a84c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a850:	4638      	mov	r0, r7
 800a852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a854:	6823      	ldr	r3, [r4, #0]
 800a856:	6922      	ldr	r2, [r4, #16]
 800a858:	1a98      	subs	r0, r3, r2
 800a85a:	6963      	ldr	r3, [r4, #20]
 800a85c:	b2f6      	uxtb	r6, r6
 800a85e:	4283      	cmp	r3, r0
 800a860:	4637      	mov	r7, r6
 800a862:	dc05      	bgt.n	800a870 <__swbuf_r+0x4e>
 800a864:	4621      	mov	r1, r4
 800a866:	4628      	mov	r0, r5
 800a868:	f000 fcf2 	bl	800b250 <_fflush_r>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d1ed      	bne.n	800a84c <__swbuf_r+0x2a>
 800a870:	68a3      	ldr	r3, [r4, #8]
 800a872:	3b01      	subs	r3, #1
 800a874:	60a3      	str	r3, [r4, #8]
 800a876:	6823      	ldr	r3, [r4, #0]
 800a878:	1c5a      	adds	r2, r3, #1
 800a87a:	6022      	str	r2, [r4, #0]
 800a87c:	701e      	strb	r6, [r3, #0]
 800a87e:	6962      	ldr	r2, [r4, #20]
 800a880:	1c43      	adds	r3, r0, #1
 800a882:	429a      	cmp	r2, r3
 800a884:	d004      	beq.n	800a890 <__swbuf_r+0x6e>
 800a886:	89a3      	ldrh	r3, [r4, #12]
 800a888:	07db      	lsls	r3, r3, #31
 800a88a:	d5e1      	bpl.n	800a850 <__swbuf_r+0x2e>
 800a88c:	2e0a      	cmp	r6, #10
 800a88e:	d1df      	bne.n	800a850 <__swbuf_r+0x2e>
 800a890:	4621      	mov	r1, r4
 800a892:	4628      	mov	r0, r5
 800a894:	f000 fcdc 	bl	800b250 <_fflush_r>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d0d9      	beq.n	800a850 <__swbuf_r+0x2e>
 800a89c:	e7d6      	b.n	800a84c <__swbuf_r+0x2a>
	...

0800a8a0 <__swsetup_r>:
 800a8a0:	b538      	push	{r3, r4, r5, lr}
 800a8a2:	4b29      	ldr	r3, [pc, #164]	@ (800a948 <__swsetup_r+0xa8>)
 800a8a4:	4605      	mov	r5, r0
 800a8a6:	6818      	ldr	r0, [r3, #0]
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	b118      	cbz	r0, 800a8b4 <__swsetup_r+0x14>
 800a8ac:	6a03      	ldr	r3, [r0, #32]
 800a8ae:	b90b      	cbnz	r3, 800a8b4 <__swsetup_r+0x14>
 800a8b0:	f7ff ff2c 	bl	800a70c <__sinit>
 800a8b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8b8:	0719      	lsls	r1, r3, #28
 800a8ba:	d422      	bmi.n	800a902 <__swsetup_r+0x62>
 800a8bc:	06da      	lsls	r2, r3, #27
 800a8be:	d407      	bmi.n	800a8d0 <__swsetup_r+0x30>
 800a8c0:	2209      	movs	r2, #9
 800a8c2:	602a      	str	r2, [r5, #0]
 800a8c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8c8:	81a3      	strh	r3, [r4, #12]
 800a8ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8ce:	e033      	b.n	800a938 <__swsetup_r+0x98>
 800a8d0:	0758      	lsls	r0, r3, #29
 800a8d2:	d512      	bpl.n	800a8fa <__swsetup_r+0x5a>
 800a8d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8d6:	b141      	cbz	r1, 800a8ea <__swsetup_r+0x4a>
 800a8d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8dc:	4299      	cmp	r1, r3
 800a8de:	d002      	beq.n	800a8e6 <__swsetup_r+0x46>
 800a8e0:	4628      	mov	r0, r5
 800a8e2:	f000 f911 	bl	800ab08 <_free_r>
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8ea:	89a3      	ldrh	r3, [r4, #12]
 800a8ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8f0:	81a3      	strh	r3, [r4, #12]
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	6063      	str	r3, [r4, #4]
 800a8f6:	6923      	ldr	r3, [r4, #16]
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	89a3      	ldrh	r3, [r4, #12]
 800a8fc:	f043 0308 	orr.w	r3, r3, #8
 800a900:	81a3      	strh	r3, [r4, #12]
 800a902:	6923      	ldr	r3, [r4, #16]
 800a904:	b94b      	cbnz	r3, 800a91a <__swsetup_r+0x7a>
 800a906:	89a3      	ldrh	r3, [r4, #12]
 800a908:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a90c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a910:	d003      	beq.n	800a91a <__swsetup_r+0x7a>
 800a912:	4621      	mov	r1, r4
 800a914:	4628      	mov	r0, r5
 800a916:	f000 fce9 	bl	800b2ec <__smakebuf_r>
 800a91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a91e:	f013 0201 	ands.w	r2, r3, #1
 800a922:	d00a      	beq.n	800a93a <__swsetup_r+0x9a>
 800a924:	2200      	movs	r2, #0
 800a926:	60a2      	str	r2, [r4, #8]
 800a928:	6962      	ldr	r2, [r4, #20]
 800a92a:	4252      	negs	r2, r2
 800a92c:	61a2      	str	r2, [r4, #24]
 800a92e:	6922      	ldr	r2, [r4, #16]
 800a930:	b942      	cbnz	r2, 800a944 <__swsetup_r+0xa4>
 800a932:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a936:	d1c5      	bne.n	800a8c4 <__swsetup_r+0x24>
 800a938:	bd38      	pop	{r3, r4, r5, pc}
 800a93a:	0799      	lsls	r1, r3, #30
 800a93c:	bf58      	it	pl
 800a93e:	6962      	ldrpl	r2, [r4, #20]
 800a940:	60a2      	str	r2, [r4, #8]
 800a942:	e7f4      	b.n	800a92e <__swsetup_r+0x8e>
 800a944:	2000      	movs	r0, #0
 800a946:	e7f7      	b.n	800a938 <__swsetup_r+0x98>
 800a948:	20000034 	.word	0x20000034

0800a94c <memset>:
 800a94c:	4402      	add	r2, r0
 800a94e:	4603      	mov	r3, r0
 800a950:	4293      	cmp	r3, r2
 800a952:	d100      	bne.n	800a956 <memset+0xa>
 800a954:	4770      	bx	lr
 800a956:	f803 1b01 	strb.w	r1, [r3], #1
 800a95a:	e7f9      	b.n	800a950 <memset+0x4>

0800a95c <_raise_r>:
 800a95c:	291f      	cmp	r1, #31
 800a95e:	b538      	push	{r3, r4, r5, lr}
 800a960:	4605      	mov	r5, r0
 800a962:	460c      	mov	r4, r1
 800a964:	d904      	bls.n	800a970 <_raise_r+0x14>
 800a966:	2316      	movs	r3, #22
 800a968:	6003      	str	r3, [r0, #0]
 800a96a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a96e:	bd38      	pop	{r3, r4, r5, pc}
 800a970:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a972:	b112      	cbz	r2, 800a97a <_raise_r+0x1e>
 800a974:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a978:	b94b      	cbnz	r3, 800a98e <_raise_r+0x32>
 800a97a:	4628      	mov	r0, r5
 800a97c:	f000 f864 	bl	800aa48 <_getpid_r>
 800a980:	4622      	mov	r2, r4
 800a982:	4601      	mov	r1, r0
 800a984:	4628      	mov	r0, r5
 800a986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a98a:	f000 b84b 	b.w	800aa24 <_kill_r>
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d00a      	beq.n	800a9a8 <_raise_r+0x4c>
 800a992:	1c59      	adds	r1, r3, #1
 800a994:	d103      	bne.n	800a99e <_raise_r+0x42>
 800a996:	2316      	movs	r3, #22
 800a998:	6003      	str	r3, [r0, #0]
 800a99a:	2001      	movs	r0, #1
 800a99c:	e7e7      	b.n	800a96e <_raise_r+0x12>
 800a99e:	2100      	movs	r1, #0
 800a9a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	4798      	blx	r3
 800a9a8:	2000      	movs	r0, #0
 800a9aa:	e7e0      	b.n	800a96e <_raise_r+0x12>

0800a9ac <raise>:
 800a9ac:	4b02      	ldr	r3, [pc, #8]	@ (800a9b8 <raise+0xc>)
 800a9ae:	4601      	mov	r1, r0
 800a9b0:	6818      	ldr	r0, [r3, #0]
 800a9b2:	f7ff bfd3 	b.w	800a95c <_raise_r>
 800a9b6:	bf00      	nop
 800a9b8:	20000034 	.word	0x20000034

0800a9bc <_close_r>:
 800a9bc:	b538      	push	{r3, r4, r5, lr}
 800a9be:	4d06      	ldr	r5, [pc, #24]	@ (800a9d8 <_close_r+0x1c>)
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	4608      	mov	r0, r1
 800a9c6:	602b      	str	r3, [r5, #0]
 800a9c8:	f7f8 fe48 	bl	800365c <_close>
 800a9cc:	1c43      	adds	r3, r0, #1
 800a9ce:	d102      	bne.n	800a9d6 <_close_r+0x1a>
 800a9d0:	682b      	ldr	r3, [r5, #0]
 800a9d2:	b103      	cbz	r3, 800a9d6 <_close_r+0x1a>
 800a9d4:	6023      	str	r3, [r4, #0]
 800a9d6:	bd38      	pop	{r3, r4, r5, pc}
 800a9d8:	2000b6d4 	.word	0x2000b6d4

0800a9dc <_lseek_r>:
 800a9dc:	b538      	push	{r3, r4, r5, lr}
 800a9de:	4d07      	ldr	r5, [pc, #28]	@ (800a9fc <_lseek_r+0x20>)
 800a9e0:	4604      	mov	r4, r0
 800a9e2:	4608      	mov	r0, r1
 800a9e4:	4611      	mov	r1, r2
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	602a      	str	r2, [r5, #0]
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	f7f8 fe5d 	bl	80036aa <_lseek>
 800a9f0:	1c43      	adds	r3, r0, #1
 800a9f2:	d102      	bne.n	800a9fa <_lseek_r+0x1e>
 800a9f4:	682b      	ldr	r3, [r5, #0]
 800a9f6:	b103      	cbz	r3, 800a9fa <_lseek_r+0x1e>
 800a9f8:	6023      	str	r3, [r4, #0]
 800a9fa:	bd38      	pop	{r3, r4, r5, pc}
 800a9fc:	2000b6d4 	.word	0x2000b6d4

0800aa00 <_read_r>:
 800aa00:	b538      	push	{r3, r4, r5, lr}
 800aa02:	4d07      	ldr	r5, [pc, #28]	@ (800aa20 <_read_r+0x20>)
 800aa04:	4604      	mov	r4, r0
 800aa06:	4608      	mov	r0, r1
 800aa08:	4611      	mov	r1, r2
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	602a      	str	r2, [r5, #0]
 800aa0e:	461a      	mov	r2, r3
 800aa10:	f7f8 fe07 	bl	8003622 <_read>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <_read_r+0x1e>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	b103      	cbz	r3, 800aa1e <_read_r+0x1e>
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	bd38      	pop	{r3, r4, r5, pc}
 800aa20:	2000b6d4 	.word	0x2000b6d4

0800aa24 <_kill_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	4d07      	ldr	r5, [pc, #28]	@ (800aa44 <_kill_r+0x20>)
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	4611      	mov	r1, r2
 800aa30:	602b      	str	r3, [r5, #0]
 800aa32:	f7f8 fddb 	bl	80035ec <_kill>
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	d102      	bne.n	800aa40 <_kill_r+0x1c>
 800aa3a:	682b      	ldr	r3, [r5, #0]
 800aa3c:	b103      	cbz	r3, 800aa40 <_kill_r+0x1c>
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	bd38      	pop	{r3, r4, r5, pc}
 800aa42:	bf00      	nop
 800aa44:	2000b6d4 	.word	0x2000b6d4

0800aa48 <_getpid_r>:
 800aa48:	f7f8 bdc8 	b.w	80035dc <_getpid>

0800aa4c <_sbrk_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	4d06      	ldr	r5, [pc, #24]	@ (800aa68 <_sbrk_r+0x1c>)
 800aa50:	2300      	movs	r3, #0
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	602b      	str	r3, [r5, #0]
 800aa58:	f7f8 fe34 	bl	80036c4 <_sbrk>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_sbrk_r+0x1a>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_sbrk_r+0x1a>
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	2000b6d4 	.word	0x2000b6d4

0800aa6c <_write_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4d07      	ldr	r5, [pc, #28]	@ (800aa8c <_write_r+0x20>)
 800aa70:	4604      	mov	r4, r0
 800aa72:	4608      	mov	r0, r1
 800aa74:	4611      	mov	r1, r2
 800aa76:	2200      	movs	r2, #0
 800aa78:	602a      	str	r2, [r5, #0]
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	f7f7 f8e8 	bl	8001c50 <_write>
 800aa80:	1c43      	adds	r3, r0, #1
 800aa82:	d102      	bne.n	800aa8a <_write_r+0x1e>
 800aa84:	682b      	ldr	r3, [r5, #0]
 800aa86:	b103      	cbz	r3, 800aa8a <_write_r+0x1e>
 800aa88:	6023      	str	r3, [r4, #0]
 800aa8a:	bd38      	pop	{r3, r4, r5, pc}
 800aa8c:	2000b6d4 	.word	0x2000b6d4

0800aa90 <__errno>:
 800aa90:	4b01      	ldr	r3, [pc, #4]	@ (800aa98 <__errno+0x8>)
 800aa92:	6818      	ldr	r0, [r3, #0]
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	20000034 	.word	0x20000034

0800aa9c <__libc_init_array>:
 800aa9c:	b570      	push	{r4, r5, r6, lr}
 800aa9e:	4d0d      	ldr	r5, [pc, #52]	@ (800aad4 <__libc_init_array+0x38>)
 800aaa0:	4c0d      	ldr	r4, [pc, #52]	@ (800aad8 <__libc_init_array+0x3c>)
 800aaa2:	1b64      	subs	r4, r4, r5
 800aaa4:	10a4      	asrs	r4, r4, #2
 800aaa6:	2600      	movs	r6, #0
 800aaa8:	42a6      	cmp	r6, r4
 800aaaa:	d109      	bne.n	800aac0 <__libc_init_array+0x24>
 800aaac:	4d0b      	ldr	r5, [pc, #44]	@ (800aadc <__libc_init_array+0x40>)
 800aaae:	4c0c      	ldr	r4, [pc, #48]	@ (800aae0 <__libc_init_array+0x44>)
 800aab0:	f000 fc7a 	bl	800b3a8 <_init>
 800aab4:	1b64      	subs	r4, r4, r5
 800aab6:	10a4      	asrs	r4, r4, #2
 800aab8:	2600      	movs	r6, #0
 800aaba:	42a6      	cmp	r6, r4
 800aabc:	d105      	bne.n	800aaca <__libc_init_array+0x2e>
 800aabe:	bd70      	pop	{r4, r5, r6, pc}
 800aac0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aac4:	4798      	blx	r3
 800aac6:	3601      	adds	r6, #1
 800aac8:	e7ee      	b.n	800aaa8 <__libc_init_array+0xc>
 800aaca:	f855 3b04 	ldr.w	r3, [r5], #4
 800aace:	4798      	blx	r3
 800aad0:	3601      	adds	r6, #1
 800aad2:	e7f2      	b.n	800aaba <__libc_init_array+0x1e>
 800aad4:	0800b8b0 	.word	0x0800b8b0
 800aad8:	0800b8b0 	.word	0x0800b8b0
 800aadc:	0800b8b0 	.word	0x0800b8b0
 800aae0:	0800b8b8 	.word	0x0800b8b8

0800aae4 <__retarget_lock_init_recursive>:
 800aae4:	4770      	bx	lr

0800aae6 <__retarget_lock_acquire_recursive>:
 800aae6:	4770      	bx	lr

0800aae8 <__retarget_lock_release_recursive>:
 800aae8:	4770      	bx	lr

0800aaea <memcpy>:
 800aaea:	440a      	add	r2, r1
 800aaec:	4291      	cmp	r1, r2
 800aaee:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800aaf2:	d100      	bne.n	800aaf6 <memcpy+0xc>
 800aaf4:	4770      	bx	lr
 800aaf6:	b510      	push	{r4, lr}
 800aaf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aafc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab00:	4291      	cmp	r1, r2
 800ab02:	d1f9      	bne.n	800aaf8 <memcpy+0xe>
 800ab04:	bd10      	pop	{r4, pc}
	...

0800ab08 <_free_r>:
 800ab08:	b538      	push	{r3, r4, r5, lr}
 800ab0a:	4605      	mov	r5, r0
 800ab0c:	2900      	cmp	r1, #0
 800ab0e:	d041      	beq.n	800ab94 <_free_r+0x8c>
 800ab10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab14:	1f0c      	subs	r4, r1, #4
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	bfb8      	it	lt
 800ab1a:	18e4      	addlt	r4, r4, r3
 800ab1c:	f7ff fd28 	bl	800a570 <__malloc_lock>
 800ab20:	4a1d      	ldr	r2, [pc, #116]	@ (800ab98 <_free_r+0x90>)
 800ab22:	6813      	ldr	r3, [r2, #0]
 800ab24:	b933      	cbnz	r3, 800ab34 <_free_r+0x2c>
 800ab26:	6063      	str	r3, [r4, #4]
 800ab28:	6014      	str	r4, [r2, #0]
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab30:	f7ff bd24 	b.w	800a57c <__malloc_unlock>
 800ab34:	42a3      	cmp	r3, r4
 800ab36:	d908      	bls.n	800ab4a <_free_r+0x42>
 800ab38:	6820      	ldr	r0, [r4, #0]
 800ab3a:	1821      	adds	r1, r4, r0
 800ab3c:	428b      	cmp	r3, r1
 800ab3e:	bf01      	itttt	eq
 800ab40:	6819      	ldreq	r1, [r3, #0]
 800ab42:	685b      	ldreq	r3, [r3, #4]
 800ab44:	1809      	addeq	r1, r1, r0
 800ab46:	6021      	streq	r1, [r4, #0]
 800ab48:	e7ed      	b.n	800ab26 <_free_r+0x1e>
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	b10b      	cbz	r3, 800ab54 <_free_r+0x4c>
 800ab50:	42a3      	cmp	r3, r4
 800ab52:	d9fa      	bls.n	800ab4a <_free_r+0x42>
 800ab54:	6811      	ldr	r1, [r2, #0]
 800ab56:	1850      	adds	r0, r2, r1
 800ab58:	42a0      	cmp	r0, r4
 800ab5a:	d10b      	bne.n	800ab74 <_free_r+0x6c>
 800ab5c:	6820      	ldr	r0, [r4, #0]
 800ab5e:	4401      	add	r1, r0
 800ab60:	1850      	adds	r0, r2, r1
 800ab62:	4283      	cmp	r3, r0
 800ab64:	6011      	str	r1, [r2, #0]
 800ab66:	d1e0      	bne.n	800ab2a <_free_r+0x22>
 800ab68:	6818      	ldr	r0, [r3, #0]
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	6053      	str	r3, [r2, #4]
 800ab6e:	4408      	add	r0, r1
 800ab70:	6010      	str	r0, [r2, #0]
 800ab72:	e7da      	b.n	800ab2a <_free_r+0x22>
 800ab74:	d902      	bls.n	800ab7c <_free_r+0x74>
 800ab76:	230c      	movs	r3, #12
 800ab78:	602b      	str	r3, [r5, #0]
 800ab7a:	e7d6      	b.n	800ab2a <_free_r+0x22>
 800ab7c:	6820      	ldr	r0, [r4, #0]
 800ab7e:	1821      	adds	r1, r4, r0
 800ab80:	428b      	cmp	r3, r1
 800ab82:	bf04      	itt	eq
 800ab84:	6819      	ldreq	r1, [r3, #0]
 800ab86:	685b      	ldreq	r3, [r3, #4]
 800ab88:	6063      	str	r3, [r4, #4]
 800ab8a:	bf04      	itt	eq
 800ab8c:	1809      	addeq	r1, r1, r0
 800ab8e:	6021      	streq	r1, [r4, #0]
 800ab90:	6054      	str	r4, [r2, #4]
 800ab92:	e7ca      	b.n	800ab2a <_free_r+0x22>
 800ab94:	bd38      	pop	{r3, r4, r5, pc}
 800ab96:	bf00      	nop
 800ab98:	2000b594 	.word	0x2000b594

0800ab9c <_malloc_usable_size_r>:
 800ab9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aba0:	1f18      	subs	r0, r3, #4
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	bfbc      	itt	lt
 800aba6:	580b      	ldrlt	r3, [r1, r0]
 800aba8:	18c0      	addlt	r0, r0, r3
 800abaa:	4770      	bx	lr

0800abac <__sfputc_r>:
 800abac:	6893      	ldr	r3, [r2, #8]
 800abae:	3b01      	subs	r3, #1
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	b410      	push	{r4}
 800abb4:	6093      	str	r3, [r2, #8]
 800abb6:	da08      	bge.n	800abca <__sfputc_r+0x1e>
 800abb8:	6994      	ldr	r4, [r2, #24]
 800abba:	42a3      	cmp	r3, r4
 800abbc:	db01      	blt.n	800abc2 <__sfputc_r+0x16>
 800abbe:	290a      	cmp	r1, #10
 800abc0:	d103      	bne.n	800abca <__sfputc_r+0x1e>
 800abc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abc6:	f7ff be2c 	b.w	800a822 <__swbuf_r>
 800abca:	6813      	ldr	r3, [r2, #0]
 800abcc:	1c58      	adds	r0, r3, #1
 800abce:	6010      	str	r0, [r2, #0]
 800abd0:	7019      	strb	r1, [r3, #0]
 800abd2:	4608      	mov	r0, r1
 800abd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abd8:	4770      	bx	lr

0800abda <__sfputs_r>:
 800abda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abdc:	4606      	mov	r6, r0
 800abde:	460f      	mov	r7, r1
 800abe0:	4614      	mov	r4, r2
 800abe2:	18d5      	adds	r5, r2, r3
 800abe4:	42ac      	cmp	r4, r5
 800abe6:	d101      	bne.n	800abec <__sfputs_r+0x12>
 800abe8:	2000      	movs	r0, #0
 800abea:	e007      	b.n	800abfc <__sfputs_r+0x22>
 800abec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abf0:	463a      	mov	r2, r7
 800abf2:	4630      	mov	r0, r6
 800abf4:	f7ff ffda 	bl	800abac <__sfputc_r>
 800abf8:	1c43      	adds	r3, r0, #1
 800abfa:	d1f3      	bne.n	800abe4 <__sfputs_r+0xa>
 800abfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac00 <_vfiprintf_r>:
 800ac00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac04:	460d      	mov	r5, r1
 800ac06:	b09d      	sub	sp, #116	@ 0x74
 800ac08:	4614      	mov	r4, r2
 800ac0a:	4698      	mov	r8, r3
 800ac0c:	4606      	mov	r6, r0
 800ac0e:	b118      	cbz	r0, 800ac18 <_vfiprintf_r+0x18>
 800ac10:	6a03      	ldr	r3, [r0, #32]
 800ac12:	b90b      	cbnz	r3, 800ac18 <_vfiprintf_r+0x18>
 800ac14:	f7ff fd7a 	bl	800a70c <__sinit>
 800ac18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac1a:	07d9      	lsls	r1, r3, #31
 800ac1c:	d405      	bmi.n	800ac2a <_vfiprintf_r+0x2a>
 800ac1e:	89ab      	ldrh	r3, [r5, #12]
 800ac20:	059a      	lsls	r2, r3, #22
 800ac22:	d402      	bmi.n	800ac2a <_vfiprintf_r+0x2a>
 800ac24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac26:	f7ff ff5e 	bl	800aae6 <__retarget_lock_acquire_recursive>
 800ac2a:	89ab      	ldrh	r3, [r5, #12]
 800ac2c:	071b      	lsls	r3, r3, #28
 800ac2e:	d501      	bpl.n	800ac34 <_vfiprintf_r+0x34>
 800ac30:	692b      	ldr	r3, [r5, #16]
 800ac32:	b99b      	cbnz	r3, 800ac5c <_vfiprintf_r+0x5c>
 800ac34:	4629      	mov	r1, r5
 800ac36:	4630      	mov	r0, r6
 800ac38:	f7ff fe32 	bl	800a8a0 <__swsetup_r>
 800ac3c:	b170      	cbz	r0, 800ac5c <_vfiprintf_r+0x5c>
 800ac3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac40:	07dc      	lsls	r4, r3, #31
 800ac42:	d504      	bpl.n	800ac4e <_vfiprintf_r+0x4e>
 800ac44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac48:	b01d      	add	sp, #116	@ 0x74
 800ac4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac4e:	89ab      	ldrh	r3, [r5, #12]
 800ac50:	0598      	lsls	r0, r3, #22
 800ac52:	d4f7      	bmi.n	800ac44 <_vfiprintf_r+0x44>
 800ac54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac56:	f7ff ff47 	bl	800aae8 <__retarget_lock_release_recursive>
 800ac5a:	e7f3      	b.n	800ac44 <_vfiprintf_r+0x44>
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac60:	2320      	movs	r3, #32
 800ac62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac66:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac6a:	2330      	movs	r3, #48	@ 0x30
 800ac6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae1c <_vfiprintf_r+0x21c>
 800ac70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac74:	f04f 0901 	mov.w	r9, #1
 800ac78:	4623      	mov	r3, r4
 800ac7a:	469a      	mov	sl, r3
 800ac7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac80:	b10a      	cbz	r2, 800ac86 <_vfiprintf_r+0x86>
 800ac82:	2a25      	cmp	r2, #37	@ 0x25
 800ac84:	d1f9      	bne.n	800ac7a <_vfiprintf_r+0x7a>
 800ac86:	ebba 0b04 	subs.w	fp, sl, r4
 800ac8a:	d00b      	beq.n	800aca4 <_vfiprintf_r+0xa4>
 800ac8c:	465b      	mov	r3, fp
 800ac8e:	4622      	mov	r2, r4
 800ac90:	4629      	mov	r1, r5
 800ac92:	4630      	mov	r0, r6
 800ac94:	f7ff ffa1 	bl	800abda <__sfputs_r>
 800ac98:	3001      	adds	r0, #1
 800ac9a:	f000 80a7 	beq.w	800adec <_vfiprintf_r+0x1ec>
 800ac9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aca0:	445a      	add	r2, fp
 800aca2:	9209      	str	r2, [sp, #36]	@ 0x24
 800aca4:	f89a 3000 	ldrb.w	r3, [sl]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f000 809f 	beq.w	800adec <_vfiprintf_r+0x1ec>
 800acae:	2300      	movs	r3, #0
 800acb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800acb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acb8:	f10a 0a01 	add.w	sl, sl, #1
 800acbc:	9304      	str	r3, [sp, #16]
 800acbe:	9307      	str	r3, [sp, #28]
 800acc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acc4:	931a      	str	r3, [sp, #104]	@ 0x68
 800acc6:	4654      	mov	r4, sl
 800acc8:	2205      	movs	r2, #5
 800acca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acce:	4853      	ldr	r0, [pc, #332]	@ (800ae1c <_vfiprintf_r+0x21c>)
 800acd0:	f7f5 fb36 	bl	8000340 <memchr>
 800acd4:	9a04      	ldr	r2, [sp, #16]
 800acd6:	b9d8      	cbnz	r0, 800ad10 <_vfiprintf_r+0x110>
 800acd8:	06d1      	lsls	r1, r2, #27
 800acda:	bf44      	itt	mi
 800acdc:	2320      	movmi	r3, #32
 800acde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ace2:	0713      	lsls	r3, r2, #28
 800ace4:	bf44      	itt	mi
 800ace6:	232b      	movmi	r3, #43	@ 0x2b
 800ace8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acec:	f89a 3000 	ldrb.w	r3, [sl]
 800acf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800acf2:	d015      	beq.n	800ad20 <_vfiprintf_r+0x120>
 800acf4:	9a07      	ldr	r2, [sp, #28]
 800acf6:	4654      	mov	r4, sl
 800acf8:	2000      	movs	r0, #0
 800acfa:	f04f 0c0a 	mov.w	ip, #10
 800acfe:	4621      	mov	r1, r4
 800ad00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad04:	3b30      	subs	r3, #48	@ 0x30
 800ad06:	2b09      	cmp	r3, #9
 800ad08:	d94b      	bls.n	800ada2 <_vfiprintf_r+0x1a2>
 800ad0a:	b1b0      	cbz	r0, 800ad3a <_vfiprintf_r+0x13a>
 800ad0c:	9207      	str	r2, [sp, #28]
 800ad0e:	e014      	b.n	800ad3a <_vfiprintf_r+0x13a>
 800ad10:	eba0 0308 	sub.w	r3, r0, r8
 800ad14:	fa09 f303 	lsl.w	r3, r9, r3
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	9304      	str	r3, [sp, #16]
 800ad1c:	46a2      	mov	sl, r4
 800ad1e:	e7d2      	b.n	800acc6 <_vfiprintf_r+0xc6>
 800ad20:	9b03      	ldr	r3, [sp, #12]
 800ad22:	1d19      	adds	r1, r3, #4
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	9103      	str	r1, [sp, #12]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	bfbb      	ittet	lt
 800ad2c:	425b      	neglt	r3, r3
 800ad2e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad32:	9307      	strge	r3, [sp, #28]
 800ad34:	9307      	strlt	r3, [sp, #28]
 800ad36:	bfb8      	it	lt
 800ad38:	9204      	strlt	r2, [sp, #16]
 800ad3a:	7823      	ldrb	r3, [r4, #0]
 800ad3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad3e:	d10a      	bne.n	800ad56 <_vfiprintf_r+0x156>
 800ad40:	7863      	ldrb	r3, [r4, #1]
 800ad42:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad44:	d132      	bne.n	800adac <_vfiprintf_r+0x1ac>
 800ad46:	9b03      	ldr	r3, [sp, #12]
 800ad48:	1d1a      	adds	r2, r3, #4
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	9203      	str	r2, [sp, #12]
 800ad4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad52:	3402      	adds	r4, #2
 800ad54:	9305      	str	r3, [sp, #20]
 800ad56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae2c <_vfiprintf_r+0x22c>
 800ad5a:	7821      	ldrb	r1, [r4, #0]
 800ad5c:	2203      	movs	r2, #3
 800ad5e:	4650      	mov	r0, sl
 800ad60:	f7f5 faee 	bl	8000340 <memchr>
 800ad64:	b138      	cbz	r0, 800ad76 <_vfiprintf_r+0x176>
 800ad66:	9b04      	ldr	r3, [sp, #16]
 800ad68:	eba0 000a 	sub.w	r0, r0, sl
 800ad6c:	2240      	movs	r2, #64	@ 0x40
 800ad6e:	4082      	lsls	r2, r0
 800ad70:	4313      	orrs	r3, r2
 800ad72:	3401      	adds	r4, #1
 800ad74:	9304      	str	r3, [sp, #16]
 800ad76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad7a:	4829      	ldr	r0, [pc, #164]	@ (800ae20 <_vfiprintf_r+0x220>)
 800ad7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad80:	2206      	movs	r2, #6
 800ad82:	f7f5 fadd 	bl	8000340 <memchr>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d03f      	beq.n	800ae0a <_vfiprintf_r+0x20a>
 800ad8a:	4b26      	ldr	r3, [pc, #152]	@ (800ae24 <_vfiprintf_r+0x224>)
 800ad8c:	bb1b      	cbnz	r3, 800add6 <_vfiprintf_r+0x1d6>
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	3307      	adds	r3, #7
 800ad92:	f023 0307 	bic.w	r3, r3, #7
 800ad96:	3308      	adds	r3, #8
 800ad98:	9303      	str	r3, [sp, #12]
 800ad9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad9c:	443b      	add	r3, r7
 800ad9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ada0:	e76a      	b.n	800ac78 <_vfiprintf_r+0x78>
 800ada2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ada6:	460c      	mov	r4, r1
 800ada8:	2001      	movs	r0, #1
 800adaa:	e7a8      	b.n	800acfe <_vfiprintf_r+0xfe>
 800adac:	2300      	movs	r3, #0
 800adae:	3401      	adds	r4, #1
 800adb0:	9305      	str	r3, [sp, #20]
 800adb2:	4619      	mov	r1, r3
 800adb4:	f04f 0c0a 	mov.w	ip, #10
 800adb8:	4620      	mov	r0, r4
 800adba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adbe:	3a30      	subs	r2, #48	@ 0x30
 800adc0:	2a09      	cmp	r2, #9
 800adc2:	d903      	bls.n	800adcc <_vfiprintf_r+0x1cc>
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d0c6      	beq.n	800ad56 <_vfiprintf_r+0x156>
 800adc8:	9105      	str	r1, [sp, #20]
 800adca:	e7c4      	b.n	800ad56 <_vfiprintf_r+0x156>
 800adcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800add0:	4604      	mov	r4, r0
 800add2:	2301      	movs	r3, #1
 800add4:	e7f0      	b.n	800adb8 <_vfiprintf_r+0x1b8>
 800add6:	ab03      	add	r3, sp, #12
 800add8:	9300      	str	r3, [sp, #0]
 800adda:	462a      	mov	r2, r5
 800addc:	4b12      	ldr	r3, [pc, #72]	@ (800ae28 <_vfiprintf_r+0x228>)
 800adde:	a904      	add	r1, sp, #16
 800ade0:	4630      	mov	r0, r6
 800ade2:	f3af 8000 	nop.w
 800ade6:	4607      	mov	r7, r0
 800ade8:	1c78      	adds	r0, r7, #1
 800adea:	d1d6      	bne.n	800ad9a <_vfiprintf_r+0x19a>
 800adec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adee:	07d9      	lsls	r1, r3, #31
 800adf0:	d405      	bmi.n	800adfe <_vfiprintf_r+0x1fe>
 800adf2:	89ab      	ldrh	r3, [r5, #12]
 800adf4:	059a      	lsls	r2, r3, #22
 800adf6:	d402      	bmi.n	800adfe <_vfiprintf_r+0x1fe>
 800adf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adfa:	f7ff fe75 	bl	800aae8 <__retarget_lock_release_recursive>
 800adfe:	89ab      	ldrh	r3, [r5, #12]
 800ae00:	065b      	lsls	r3, r3, #25
 800ae02:	f53f af1f 	bmi.w	800ac44 <_vfiprintf_r+0x44>
 800ae06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae08:	e71e      	b.n	800ac48 <_vfiprintf_r+0x48>
 800ae0a:	ab03      	add	r3, sp, #12
 800ae0c:	9300      	str	r3, [sp, #0]
 800ae0e:	462a      	mov	r2, r5
 800ae10:	4b05      	ldr	r3, [pc, #20]	@ (800ae28 <_vfiprintf_r+0x228>)
 800ae12:	a904      	add	r1, sp, #16
 800ae14:	4630      	mov	r0, r6
 800ae16:	f000 f879 	bl	800af0c <_printf_i>
 800ae1a:	e7e4      	b.n	800ade6 <_vfiprintf_r+0x1e6>
 800ae1c:	0800b46c 	.word	0x0800b46c
 800ae20:	0800b476 	.word	0x0800b476
 800ae24:	00000000 	.word	0x00000000
 800ae28:	0800abdb 	.word	0x0800abdb
 800ae2c:	0800b472 	.word	0x0800b472

0800ae30 <_printf_common>:
 800ae30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae34:	4616      	mov	r6, r2
 800ae36:	4698      	mov	r8, r3
 800ae38:	688a      	ldr	r2, [r1, #8]
 800ae3a:	690b      	ldr	r3, [r1, #16]
 800ae3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae40:	4293      	cmp	r3, r2
 800ae42:	bfb8      	it	lt
 800ae44:	4613      	movlt	r3, r2
 800ae46:	6033      	str	r3, [r6, #0]
 800ae48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae4c:	4607      	mov	r7, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	b10a      	cbz	r2, 800ae56 <_printf_common+0x26>
 800ae52:	3301      	adds	r3, #1
 800ae54:	6033      	str	r3, [r6, #0]
 800ae56:	6823      	ldr	r3, [r4, #0]
 800ae58:	0699      	lsls	r1, r3, #26
 800ae5a:	bf42      	ittt	mi
 800ae5c:	6833      	ldrmi	r3, [r6, #0]
 800ae5e:	3302      	addmi	r3, #2
 800ae60:	6033      	strmi	r3, [r6, #0]
 800ae62:	6825      	ldr	r5, [r4, #0]
 800ae64:	f015 0506 	ands.w	r5, r5, #6
 800ae68:	d106      	bne.n	800ae78 <_printf_common+0x48>
 800ae6a:	f104 0a19 	add.w	sl, r4, #25
 800ae6e:	68e3      	ldr	r3, [r4, #12]
 800ae70:	6832      	ldr	r2, [r6, #0]
 800ae72:	1a9b      	subs	r3, r3, r2
 800ae74:	42ab      	cmp	r3, r5
 800ae76:	dc26      	bgt.n	800aec6 <_printf_common+0x96>
 800ae78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae7c:	6822      	ldr	r2, [r4, #0]
 800ae7e:	3b00      	subs	r3, #0
 800ae80:	bf18      	it	ne
 800ae82:	2301      	movne	r3, #1
 800ae84:	0692      	lsls	r2, r2, #26
 800ae86:	d42b      	bmi.n	800aee0 <_printf_common+0xb0>
 800ae88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae8c:	4641      	mov	r1, r8
 800ae8e:	4638      	mov	r0, r7
 800ae90:	47c8      	blx	r9
 800ae92:	3001      	adds	r0, #1
 800ae94:	d01e      	beq.n	800aed4 <_printf_common+0xa4>
 800ae96:	6823      	ldr	r3, [r4, #0]
 800ae98:	6922      	ldr	r2, [r4, #16]
 800ae9a:	f003 0306 	and.w	r3, r3, #6
 800ae9e:	2b04      	cmp	r3, #4
 800aea0:	bf02      	ittt	eq
 800aea2:	68e5      	ldreq	r5, [r4, #12]
 800aea4:	6833      	ldreq	r3, [r6, #0]
 800aea6:	1aed      	subeq	r5, r5, r3
 800aea8:	68a3      	ldr	r3, [r4, #8]
 800aeaa:	bf0c      	ite	eq
 800aeac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aeb0:	2500      	movne	r5, #0
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	bfc4      	itt	gt
 800aeb6:	1a9b      	subgt	r3, r3, r2
 800aeb8:	18ed      	addgt	r5, r5, r3
 800aeba:	2600      	movs	r6, #0
 800aebc:	341a      	adds	r4, #26
 800aebe:	42b5      	cmp	r5, r6
 800aec0:	d11a      	bne.n	800aef8 <_printf_common+0xc8>
 800aec2:	2000      	movs	r0, #0
 800aec4:	e008      	b.n	800aed8 <_printf_common+0xa8>
 800aec6:	2301      	movs	r3, #1
 800aec8:	4652      	mov	r2, sl
 800aeca:	4641      	mov	r1, r8
 800aecc:	4638      	mov	r0, r7
 800aece:	47c8      	blx	r9
 800aed0:	3001      	adds	r0, #1
 800aed2:	d103      	bne.n	800aedc <_printf_common+0xac>
 800aed4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aedc:	3501      	adds	r5, #1
 800aede:	e7c6      	b.n	800ae6e <_printf_common+0x3e>
 800aee0:	18e1      	adds	r1, r4, r3
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	2030      	movs	r0, #48	@ 0x30
 800aee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aeea:	4422      	add	r2, r4
 800aeec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aef4:	3302      	adds	r3, #2
 800aef6:	e7c7      	b.n	800ae88 <_printf_common+0x58>
 800aef8:	2301      	movs	r3, #1
 800aefa:	4622      	mov	r2, r4
 800aefc:	4641      	mov	r1, r8
 800aefe:	4638      	mov	r0, r7
 800af00:	47c8      	blx	r9
 800af02:	3001      	adds	r0, #1
 800af04:	d0e6      	beq.n	800aed4 <_printf_common+0xa4>
 800af06:	3601      	adds	r6, #1
 800af08:	e7d9      	b.n	800aebe <_printf_common+0x8e>
	...

0800af0c <_printf_i>:
 800af0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af10:	7e0f      	ldrb	r7, [r1, #24]
 800af12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af14:	2f78      	cmp	r7, #120	@ 0x78
 800af16:	4691      	mov	r9, r2
 800af18:	4680      	mov	r8, r0
 800af1a:	460c      	mov	r4, r1
 800af1c:	469a      	mov	sl, r3
 800af1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af22:	d807      	bhi.n	800af34 <_printf_i+0x28>
 800af24:	2f62      	cmp	r7, #98	@ 0x62
 800af26:	d80a      	bhi.n	800af3e <_printf_i+0x32>
 800af28:	2f00      	cmp	r7, #0
 800af2a:	f000 80d1 	beq.w	800b0d0 <_printf_i+0x1c4>
 800af2e:	2f58      	cmp	r7, #88	@ 0x58
 800af30:	f000 80b8 	beq.w	800b0a4 <_printf_i+0x198>
 800af34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af3c:	e03a      	b.n	800afb4 <_printf_i+0xa8>
 800af3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af42:	2b15      	cmp	r3, #21
 800af44:	d8f6      	bhi.n	800af34 <_printf_i+0x28>
 800af46:	a101      	add	r1, pc, #4	@ (adr r1, 800af4c <_printf_i+0x40>)
 800af48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af4c:	0800afa5 	.word	0x0800afa5
 800af50:	0800afb9 	.word	0x0800afb9
 800af54:	0800af35 	.word	0x0800af35
 800af58:	0800af35 	.word	0x0800af35
 800af5c:	0800af35 	.word	0x0800af35
 800af60:	0800af35 	.word	0x0800af35
 800af64:	0800afb9 	.word	0x0800afb9
 800af68:	0800af35 	.word	0x0800af35
 800af6c:	0800af35 	.word	0x0800af35
 800af70:	0800af35 	.word	0x0800af35
 800af74:	0800af35 	.word	0x0800af35
 800af78:	0800b0b7 	.word	0x0800b0b7
 800af7c:	0800afe3 	.word	0x0800afe3
 800af80:	0800b071 	.word	0x0800b071
 800af84:	0800af35 	.word	0x0800af35
 800af88:	0800af35 	.word	0x0800af35
 800af8c:	0800b0d9 	.word	0x0800b0d9
 800af90:	0800af35 	.word	0x0800af35
 800af94:	0800afe3 	.word	0x0800afe3
 800af98:	0800af35 	.word	0x0800af35
 800af9c:	0800af35 	.word	0x0800af35
 800afa0:	0800b079 	.word	0x0800b079
 800afa4:	6833      	ldr	r3, [r6, #0]
 800afa6:	1d1a      	adds	r2, r3, #4
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	6032      	str	r2, [r6, #0]
 800afac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afb4:	2301      	movs	r3, #1
 800afb6:	e09c      	b.n	800b0f2 <_printf_i+0x1e6>
 800afb8:	6833      	ldr	r3, [r6, #0]
 800afba:	6820      	ldr	r0, [r4, #0]
 800afbc:	1d19      	adds	r1, r3, #4
 800afbe:	6031      	str	r1, [r6, #0]
 800afc0:	0606      	lsls	r6, r0, #24
 800afc2:	d501      	bpl.n	800afc8 <_printf_i+0xbc>
 800afc4:	681d      	ldr	r5, [r3, #0]
 800afc6:	e003      	b.n	800afd0 <_printf_i+0xc4>
 800afc8:	0645      	lsls	r5, r0, #25
 800afca:	d5fb      	bpl.n	800afc4 <_printf_i+0xb8>
 800afcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	da03      	bge.n	800afdc <_printf_i+0xd0>
 800afd4:	232d      	movs	r3, #45	@ 0x2d
 800afd6:	426d      	negs	r5, r5
 800afd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afdc:	4858      	ldr	r0, [pc, #352]	@ (800b140 <_printf_i+0x234>)
 800afde:	230a      	movs	r3, #10
 800afe0:	e011      	b.n	800b006 <_printf_i+0xfa>
 800afe2:	6821      	ldr	r1, [r4, #0]
 800afe4:	6833      	ldr	r3, [r6, #0]
 800afe6:	0608      	lsls	r0, r1, #24
 800afe8:	f853 5b04 	ldr.w	r5, [r3], #4
 800afec:	d402      	bmi.n	800aff4 <_printf_i+0xe8>
 800afee:	0649      	lsls	r1, r1, #25
 800aff0:	bf48      	it	mi
 800aff2:	b2ad      	uxthmi	r5, r5
 800aff4:	2f6f      	cmp	r7, #111	@ 0x6f
 800aff6:	4852      	ldr	r0, [pc, #328]	@ (800b140 <_printf_i+0x234>)
 800aff8:	6033      	str	r3, [r6, #0]
 800affa:	bf14      	ite	ne
 800affc:	230a      	movne	r3, #10
 800affe:	2308      	moveq	r3, #8
 800b000:	2100      	movs	r1, #0
 800b002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b006:	6866      	ldr	r6, [r4, #4]
 800b008:	60a6      	str	r6, [r4, #8]
 800b00a:	2e00      	cmp	r6, #0
 800b00c:	db05      	blt.n	800b01a <_printf_i+0x10e>
 800b00e:	6821      	ldr	r1, [r4, #0]
 800b010:	432e      	orrs	r6, r5
 800b012:	f021 0104 	bic.w	r1, r1, #4
 800b016:	6021      	str	r1, [r4, #0]
 800b018:	d04b      	beq.n	800b0b2 <_printf_i+0x1a6>
 800b01a:	4616      	mov	r6, r2
 800b01c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b020:	fb03 5711 	mls	r7, r3, r1, r5
 800b024:	5dc7      	ldrb	r7, [r0, r7]
 800b026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b02a:	462f      	mov	r7, r5
 800b02c:	42bb      	cmp	r3, r7
 800b02e:	460d      	mov	r5, r1
 800b030:	d9f4      	bls.n	800b01c <_printf_i+0x110>
 800b032:	2b08      	cmp	r3, #8
 800b034:	d10b      	bne.n	800b04e <_printf_i+0x142>
 800b036:	6823      	ldr	r3, [r4, #0]
 800b038:	07df      	lsls	r7, r3, #31
 800b03a:	d508      	bpl.n	800b04e <_printf_i+0x142>
 800b03c:	6923      	ldr	r3, [r4, #16]
 800b03e:	6861      	ldr	r1, [r4, #4]
 800b040:	4299      	cmp	r1, r3
 800b042:	bfde      	ittt	le
 800b044:	2330      	movle	r3, #48	@ 0x30
 800b046:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b04a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b04e:	1b92      	subs	r2, r2, r6
 800b050:	6122      	str	r2, [r4, #16]
 800b052:	f8cd a000 	str.w	sl, [sp]
 800b056:	464b      	mov	r3, r9
 800b058:	aa03      	add	r2, sp, #12
 800b05a:	4621      	mov	r1, r4
 800b05c:	4640      	mov	r0, r8
 800b05e:	f7ff fee7 	bl	800ae30 <_printf_common>
 800b062:	3001      	adds	r0, #1
 800b064:	d14a      	bne.n	800b0fc <_printf_i+0x1f0>
 800b066:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b06a:	b004      	add	sp, #16
 800b06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b070:	6823      	ldr	r3, [r4, #0]
 800b072:	f043 0320 	orr.w	r3, r3, #32
 800b076:	6023      	str	r3, [r4, #0]
 800b078:	4832      	ldr	r0, [pc, #200]	@ (800b144 <_printf_i+0x238>)
 800b07a:	2778      	movs	r7, #120	@ 0x78
 800b07c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b080:	6823      	ldr	r3, [r4, #0]
 800b082:	6831      	ldr	r1, [r6, #0]
 800b084:	061f      	lsls	r7, r3, #24
 800b086:	f851 5b04 	ldr.w	r5, [r1], #4
 800b08a:	d402      	bmi.n	800b092 <_printf_i+0x186>
 800b08c:	065f      	lsls	r7, r3, #25
 800b08e:	bf48      	it	mi
 800b090:	b2ad      	uxthmi	r5, r5
 800b092:	6031      	str	r1, [r6, #0]
 800b094:	07d9      	lsls	r1, r3, #31
 800b096:	bf44      	itt	mi
 800b098:	f043 0320 	orrmi.w	r3, r3, #32
 800b09c:	6023      	strmi	r3, [r4, #0]
 800b09e:	b11d      	cbz	r5, 800b0a8 <_printf_i+0x19c>
 800b0a0:	2310      	movs	r3, #16
 800b0a2:	e7ad      	b.n	800b000 <_printf_i+0xf4>
 800b0a4:	4826      	ldr	r0, [pc, #152]	@ (800b140 <_printf_i+0x234>)
 800b0a6:	e7e9      	b.n	800b07c <_printf_i+0x170>
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	f023 0320 	bic.w	r3, r3, #32
 800b0ae:	6023      	str	r3, [r4, #0]
 800b0b0:	e7f6      	b.n	800b0a0 <_printf_i+0x194>
 800b0b2:	4616      	mov	r6, r2
 800b0b4:	e7bd      	b.n	800b032 <_printf_i+0x126>
 800b0b6:	6833      	ldr	r3, [r6, #0]
 800b0b8:	6825      	ldr	r5, [r4, #0]
 800b0ba:	6961      	ldr	r1, [r4, #20]
 800b0bc:	1d18      	adds	r0, r3, #4
 800b0be:	6030      	str	r0, [r6, #0]
 800b0c0:	062e      	lsls	r6, r5, #24
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	d501      	bpl.n	800b0ca <_printf_i+0x1be>
 800b0c6:	6019      	str	r1, [r3, #0]
 800b0c8:	e002      	b.n	800b0d0 <_printf_i+0x1c4>
 800b0ca:	0668      	lsls	r0, r5, #25
 800b0cc:	d5fb      	bpl.n	800b0c6 <_printf_i+0x1ba>
 800b0ce:	8019      	strh	r1, [r3, #0]
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	6123      	str	r3, [r4, #16]
 800b0d4:	4616      	mov	r6, r2
 800b0d6:	e7bc      	b.n	800b052 <_printf_i+0x146>
 800b0d8:	6833      	ldr	r3, [r6, #0]
 800b0da:	1d1a      	adds	r2, r3, #4
 800b0dc:	6032      	str	r2, [r6, #0]
 800b0de:	681e      	ldr	r6, [r3, #0]
 800b0e0:	6862      	ldr	r2, [r4, #4]
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f7f5 f92b 	bl	8000340 <memchr>
 800b0ea:	b108      	cbz	r0, 800b0f0 <_printf_i+0x1e4>
 800b0ec:	1b80      	subs	r0, r0, r6
 800b0ee:	6060      	str	r0, [r4, #4]
 800b0f0:	6863      	ldr	r3, [r4, #4]
 800b0f2:	6123      	str	r3, [r4, #16]
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0fa:	e7aa      	b.n	800b052 <_printf_i+0x146>
 800b0fc:	6923      	ldr	r3, [r4, #16]
 800b0fe:	4632      	mov	r2, r6
 800b100:	4649      	mov	r1, r9
 800b102:	4640      	mov	r0, r8
 800b104:	47d0      	blx	sl
 800b106:	3001      	adds	r0, #1
 800b108:	d0ad      	beq.n	800b066 <_printf_i+0x15a>
 800b10a:	6823      	ldr	r3, [r4, #0]
 800b10c:	079b      	lsls	r3, r3, #30
 800b10e:	d413      	bmi.n	800b138 <_printf_i+0x22c>
 800b110:	68e0      	ldr	r0, [r4, #12]
 800b112:	9b03      	ldr	r3, [sp, #12]
 800b114:	4298      	cmp	r0, r3
 800b116:	bfb8      	it	lt
 800b118:	4618      	movlt	r0, r3
 800b11a:	e7a6      	b.n	800b06a <_printf_i+0x15e>
 800b11c:	2301      	movs	r3, #1
 800b11e:	4632      	mov	r2, r6
 800b120:	4649      	mov	r1, r9
 800b122:	4640      	mov	r0, r8
 800b124:	47d0      	blx	sl
 800b126:	3001      	adds	r0, #1
 800b128:	d09d      	beq.n	800b066 <_printf_i+0x15a>
 800b12a:	3501      	adds	r5, #1
 800b12c:	68e3      	ldr	r3, [r4, #12]
 800b12e:	9903      	ldr	r1, [sp, #12]
 800b130:	1a5b      	subs	r3, r3, r1
 800b132:	42ab      	cmp	r3, r5
 800b134:	dcf2      	bgt.n	800b11c <_printf_i+0x210>
 800b136:	e7eb      	b.n	800b110 <_printf_i+0x204>
 800b138:	2500      	movs	r5, #0
 800b13a:	f104 0619 	add.w	r6, r4, #25
 800b13e:	e7f5      	b.n	800b12c <_printf_i+0x220>
 800b140:	0800b47d 	.word	0x0800b47d
 800b144:	0800b48e 	.word	0x0800b48e

0800b148 <__sflush_r>:
 800b148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b14c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b150:	0716      	lsls	r6, r2, #28
 800b152:	4605      	mov	r5, r0
 800b154:	460c      	mov	r4, r1
 800b156:	d454      	bmi.n	800b202 <__sflush_r+0xba>
 800b158:	684b      	ldr	r3, [r1, #4]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	dc02      	bgt.n	800b164 <__sflush_r+0x1c>
 800b15e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b160:	2b00      	cmp	r3, #0
 800b162:	dd48      	ble.n	800b1f6 <__sflush_r+0xae>
 800b164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b166:	2e00      	cmp	r6, #0
 800b168:	d045      	beq.n	800b1f6 <__sflush_r+0xae>
 800b16a:	2300      	movs	r3, #0
 800b16c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b170:	682f      	ldr	r7, [r5, #0]
 800b172:	6a21      	ldr	r1, [r4, #32]
 800b174:	602b      	str	r3, [r5, #0]
 800b176:	d030      	beq.n	800b1da <__sflush_r+0x92>
 800b178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b17a:	89a3      	ldrh	r3, [r4, #12]
 800b17c:	0759      	lsls	r1, r3, #29
 800b17e:	d505      	bpl.n	800b18c <__sflush_r+0x44>
 800b180:	6863      	ldr	r3, [r4, #4]
 800b182:	1ad2      	subs	r2, r2, r3
 800b184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b186:	b10b      	cbz	r3, 800b18c <__sflush_r+0x44>
 800b188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b18a:	1ad2      	subs	r2, r2, r3
 800b18c:	2300      	movs	r3, #0
 800b18e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b190:	6a21      	ldr	r1, [r4, #32]
 800b192:	4628      	mov	r0, r5
 800b194:	47b0      	blx	r6
 800b196:	1c43      	adds	r3, r0, #1
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	d106      	bne.n	800b1aa <__sflush_r+0x62>
 800b19c:	6829      	ldr	r1, [r5, #0]
 800b19e:	291d      	cmp	r1, #29
 800b1a0:	d82b      	bhi.n	800b1fa <__sflush_r+0xb2>
 800b1a2:	4a2a      	ldr	r2, [pc, #168]	@ (800b24c <__sflush_r+0x104>)
 800b1a4:	40ca      	lsrs	r2, r1
 800b1a6:	07d6      	lsls	r6, r2, #31
 800b1a8:	d527      	bpl.n	800b1fa <__sflush_r+0xb2>
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	6062      	str	r2, [r4, #4]
 800b1ae:	04d9      	lsls	r1, r3, #19
 800b1b0:	6922      	ldr	r2, [r4, #16]
 800b1b2:	6022      	str	r2, [r4, #0]
 800b1b4:	d504      	bpl.n	800b1c0 <__sflush_r+0x78>
 800b1b6:	1c42      	adds	r2, r0, #1
 800b1b8:	d101      	bne.n	800b1be <__sflush_r+0x76>
 800b1ba:	682b      	ldr	r3, [r5, #0]
 800b1bc:	b903      	cbnz	r3, 800b1c0 <__sflush_r+0x78>
 800b1be:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1c2:	602f      	str	r7, [r5, #0]
 800b1c4:	b1b9      	cbz	r1, 800b1f6 <__sflush_r+0xae>
 800b1c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1ca:	4299      	cmp	r1, r3
 800b1cc:	d002      	beq.n	800b1d4 <__sflush_r+0x8c>
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	f7ff fc9a 	bl	800ab08 <_free_r>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1d8:	e00d      	b.n	800b1f6 <__sflush_r+0xae>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	4628      	mov	r0, r5
 800b1de:	47b0      	blx	r6
 800b1e0:	4602      	mov	r2, r0
 800b1e2:	1c50      	adds	r0, r2, #1
 800b1e4:	d1c9      	bne.n	800b17a <__sflush_r+0x32>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d0c6      	beq.n	800b17a <__sflush_r+0x32>
 800b1ec:	2b1d      	cmp	r3, #29
 800b1ee:	d001      	beq.n	800b1f4 <__sflush_r+0xac>
 800b1f0:	2b16      	cmp	r3, #22
 800b1f2:	d11e      	bne.n	800b232 <__sflush_r+0xea>
 800b1f4:	602f      	str	r7, [r5, #0]
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	e022      	b.n	800b240 <__sflush_r+0xf8>
 800b1fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1fe:	b21b      	sxth	r3, r3
 800b200:	e01b      	b.n	800b23a <__sflush_r+0xf2>
 800b202:	690f      	ldr	r7, [r1, #16]
 800b204:	2f00      	cmp	r7, #0
 800b206:	d0f6      	beq.n	800b1f6 <__sflush_r+0xae>
 800b208:	0793      	lsls	r3, r2, #30
 800b20a:	680e      	ldr	r6, [r1, #0]
 800b20c:	bf08      	it	eq
 800b20e:	694b      	ldreq	r3, [r1, #20]
 800b210:	600f      	str	r7, [r1, #0]
 800b212:	bf18      	it	ne
 800b214:	2300      	movne	r3, #0
 800b216:	eba6 0807 	sub.w	r8, r6, r7
 800b21a:	608b      	str	r3, [r1, #8]
 800b21c:	f1b8 0f00 	cmp.w	r8, #0
 800b220:	dde9      	ble.n	800b1f6 <__sflush_r+0xae>
 800b222:	6a21      	ldr	r1, [r4, #32]
 800b224:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b226:	4643      	mov	r3, r8
 800b228:	463a      	mov	r2, r7
 800b22a:	4628      	mov	r0, r5
 800b22c:	47b0      	blx	r6
 800b22e:	2800      	cmp	r0, #0
 800b230:	dc08      	bgt.n	800b244 <__sflush_r+0xfc>
 800b232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b23a:	81a3      	strh	r3, [r4, #12]
 800b23c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b244:	4407      	add	r7, r0
 800b246:	eba8 0800 	sub.w	r8, r8, r0
 800b24a:	e7e7      	b.n	800b21c <__sflush_r+0xd4>
 800b24c:	20400001 	.word	0x20400001

0800b250 <_fflush_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	690b      	ldr	r3, [r1, #16]
 800b254:	4605      	mov	r5, r0
 800b256:	460c      	mov	r4, r1
 800b258:	b913      	cbnz	r3, 800b260 <_fflush_r+0x10>
 800b25a:	2500      	movs	r5, #0
 800b25c:	4628      	mov	r0, r5
 800b25e:	bd38      	pop	{r3, r4, r5, pc}
 800b260:	b118      	cbz	r0, 800b26a <_fflush_r+0x1a>
 800b262:	6a03      	ldr	r3, [r0, #32]
 800b264:	b90b      	cbnz	r3, 800b26a <_fflush_r+0x1a>
 800b266:	f7ff fa51 	bl	800a70c <__sinit>
 800b26a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0f3      	beq.n	800b25a <_fflush_r+0xa>
 800b272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b274:	07d0      	lsls	r0, r2, #31
 800b276:	d404      	bmi.n	800b282 <_fflush_r+0x32>
 800b278:	0599      	lsls	r1, r3, #22
 800b27a:	d402      	bmi.n	800b282 <_fflush_r+0x32>
 800b27c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b27e:	f7ff fc32 	bl	800aae6 <__retarget_lock_acquire_recursive>
 800b282:	4628      	mov	r0, r5
 800b284:	4621      	mov	r1, r4
 800b286:	f7ff ff5f 	bl	800b148 <__sflush_r>
 800b28a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b28c:	07da      	lsls	r2, r3, #31
 800b28e:	4605      	mov	r5, r0
 800b290:	d4e4      	bmi.n	800b25c <_fflush_r+0xc>
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	059b      	lsls	r3, r3, #22
 800b296:	d4e1      	bmi.n	800b25c <_fflush_r+0xc>
 800b298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b29a:	f7ff fc25 	bl	800aae8 <__retarget_lock_release_recursive>
 800b29e:	e7dd      	b.n	800b25c <_fflush_r+0xc>

0800b2a0 <__swhatbuf_r>:
 800b2a0:	b570      	push	{r4, r5, r6, lr}
 800b2a2:	460c      	mov	r4, r1
 800b2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2a8:	2900      	cmp	r1, #0
 800b2aa:	b096      	sub	sp, #88	@ 0x58
 800b2ac:	4615      	mov	r5, r2
 800b2ae:	461e      	mov	r6, r3
 800b2b0:	da0d      	bge.n	800b2ce <__swhatbuf_r+0x2e>
 800b2b2:	89a3      	ldrh	r3, [r4, #12]
 800b2b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b2b8:	f04f 0100 	mov.w	r1, #0
 800b2bc:	bf14      	ite	ne
 800b2be:	2340      	movne	r3, #64	@ 0x40
 800b2c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	6031      	str	r1, [r6, #0]
 800b2c8:	602b      	str	r3, [r5, #0]
 800b2ca:	b016      	add	sp, #88	@ 0x58
 800b2cc:	bd70      	pop	{r4, r5, r6, pc}
 800b2ce:	466a      	mov	r2, sp
 800b2d0:	f000 f848 	bl	800b364 <_fstat_r>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	dbec      	blt.n	800b2b2 <__swhatbuf_r+0x12>
 800b2d8:	9901      	ldr	r1, [sp, #4]
 800b2da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2e2:	4259      	negs	r1, r3
 800b2e4:	4159      	adcs	r1, r3
 800b2e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2ea:	e7eb      	b.n	800b2c4 <__swhatbuf_r+0x24>

0800b2ec <__smakebuf_r>:
 800b2ec:	898b      	ldrh	r3, [r1, #12]
 800b2ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2f0:	079d      	lsls	r5, r3, #30
 800b2f2:	4606      	mov	r6, r0
 800b2f4:	460c      	mov	r4, r1
 800b2f6:	d507      	bpl.n	800b308 <__smakebuf_r+0x1c>
 800b2f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	6123      	str	r3, [r4, #16]
 800b300:	2301      	movs	r3, #1
 800b302:	6163      	str	r3, [r4, #20]
 800b304:	b003      	add	sp, #12
 800b306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b308:	ab01      	add	r3, sp, #4
 800b30a:	466a      	mov	r2, sp
 800b30c:	f7ff ffc8 	bl	800b2a0 <__swhatbuf_r>
 800b310:	9f00      	ldr	r7, [sp, #0]
 800b312:	4605      	mov	r5, r0
 800b314:	4639      	mov	r1, r7
 800b316:	4630      	mov	r0, r6
 800b318:	f7ff f8aa 	bl	800a470 <_malloc_r>
 800b31c:	b948      	cbnz	r0, 800b332 <__smakebuf_r+0x46>
 800b31e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b322:	059a      	lsls	r2, r3, #22
 800b324:	d4ee      	bmi.n	800b304 <__smakebuf_r+0x18>
 800b326:	f023 0303 	bic.w	r3, r3, #3
 800b32a:	f043 0302 	orr.w	r3, r3, #2
 800b32e:	81a3      	strh	r3, [r4, #12]
 800b330:	e7e2      	b.n	800b2f8 <__smakebuf_r+0xc>
 800b332:	89a3      	ldrh	r3, [r4, #12]
 800b334:	6020      	str	r0, [r4, #0]
 800b336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b33a:	81a3      	strh	r3, [r4, #12]
 800b33c:	9b01      	ldr	r3, [sp, #4]
 800b33e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b342:	b15b      	cbz	r3, 800b35c <__smakebuf_r+0x70>
 800b344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b348:	4630      	mov	r0, r6
 800b34a:	f000 f81d 	bl	800b388 <_isatty_r>
 800b34e:	b128      	cbz	r0, 800b35c <__smakebuf_r+0x70>
 800b350:	89a3      	ldrh	r3, [r4, #12]
 800b352:	f023 0303 	bic.w	r3, r3, #3
 800b356:	f043 0301 	orr.w	r3, r3, #1
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	89a3      	ldrh	r3, [r4, #12]
 800b35e:	431d      	orrs	r5, r3
 800b360:	81a5      	strh	r5, [r4, #12]
 800b362:	e7cf      	b.n	800b304 <__smakebuf_r+0x18>

0800b364 <_fstat_r>:
 800b364:	b538      	push	{r3, r4, r5, lr}
 800b366:	4d07      	ldr	r5, [pc, #28]	@ (800b384 <_fstat_r+0x20>)
 800b368:	2300      	movs	r3, #0
 800b36a:	4604      	mov	r4, r0
 800b36c:	4608      	mov	r0, r1
 800b36e:	4611      	mov	r1, r2
 800b370:	602b      	str	r3, [r5, #0]
 800b372:	f7f8 f97f 	bl	8003674 <_fstat>
 800b376:	1c43      	adds	r3, r0, #1
 800b378:	d102      	bne.n	800b380 <_fstat_r+0x1c>
 800b37a:	682b      	ldr	r3, [r5, #0]
 800b37c:	b103      	cbz	r3, 800b380 <_fstat_r+0x1c>
 800b37e:	6023      	str	r3, [r4, #0]
 800b380:	bd38      	pop	{r3, r4, r5, pc}
 800b382:	bf00      	nop
 800b384:	2000b6d4 	.word	0x2000b6d4

0800b388 <_isatty_r>:
 800b388:	b538      	push	{r3, r4, r5, lr}
 800b38a:	4d06      	ldr	r5, [pc, #24]	@ (800b3a4 <_isatty_r+0x1c>)
 800b38c:	2300      	movs	r3, #0
 800b38e:	4604      	mov	r4, r0
 800b390:	4608      	mov	r0, r1
 800b392:	602b      	str	r3, [r5, #0]
 800b394:	f7f8 f97e 	bl	8003694 <_isatty>
 800b398:	1c43      	adds	r3, r0, #1
 800b39a:	d102      	bne.n	800b3a2 <_isatty_r+0x1a>
 800b39c:	682b      	ldr	r3, [r5, #0]
 800b39e:	b103      	cbz	r3, 800b3a2 <_isatty_r+0x1a>
 800b3a0:	6023      	str	r3, [r4, #0]
 800b3a2:	bd38      	pop	{r3, r4, r5, pc}
 800b3a4:	2000b6d4 	.word	0x2000b6d4

0800b3a8 <_init>:
 800b3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3aa:	bf00      	nop
 800b3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ae:	bc08      	pop	{r3}
 800b3b0:	469e      	mov	lr, r3
 800b3b2:	4770      	bx	lr

0800b3b4 <_fini>:
 800b3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3b6:	bf00      	nop
 800b3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ba:	bc08      	pop	{r3}
 800b3bc:	469e      	mov	lr, r3
 800b3be:	4770      	bx	lr
