Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar  4 13:21:42 2020
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   397 |
| Unused register locations in slices containing registers |   982 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1013 |          303 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1058 |          385 |
| Yes          | No                    | No                     |            2023 |          503 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4380 |         1322 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                 Enable Signal                                                                                                                |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                     |                                                                                                                                                                                                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[1].isr[1]_i_1_n_0                                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1_n_0                                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                        |                                                                                                                                                                                                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/gen_axi3.r_last_offset                                                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                  |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                              |                1 |              4 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                              | system_i/proc_sys_reset_codec_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                          | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                  | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                          | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                          | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                              | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                        | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/SR                                                                                                                                                             |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                          |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                           | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                           |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/chosen_reg[0][0]                                                                                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                          | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                           | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                         | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                     | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/proc_sys_reset_main_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/proc_sys_reset_codec_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | system_i/proc_sys_reset_codec_clk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                  |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/proc_sys_reset_main_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | system_i/proc_sys_reset_main_clk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                      | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                              | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                    | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                    |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                            |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/SR[0]                                                                                                      |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                                                                                                                 |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                            |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                                                                                                                 |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                     | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                    | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                    | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                    | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                         | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                         | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/m_valid_i_i_1__7_n_0                                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[2].reg_slice_mi/p_1_in                                                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                          | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/o_cr_command[7]_i_1_n_0                                                                                                                                        | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/i_int_ack                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/o_cr_data[7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_resp[7]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                               | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                               | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                              | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                              | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                              | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                   | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                   | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                            |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                            |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                            |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                            |                4 |              9 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                              | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                  | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                               |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                  | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]                                                                                               |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                             |                                                                                                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen51_in                                         |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                     | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                     | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                               | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                           |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                       |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cntr_en                                                                         | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                              |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]_0                                                                                                                   |                                                                                                                                                                                                                                              |                2 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                     | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                7 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                             |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                             |                                                                                                                                                                                                                                              |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0]                                                                       |                                                                                                                                                                                                                                              |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                    |                                                                                                                                                                                                                                              |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                             |                                                                                                                                                                                                                                              |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                    |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                              |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                                              |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                             |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5                                             |                                                                                                                                                                                                                                              |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                              |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                     |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                5 |             16 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/i2s_output_1/U0/p_0_in[15]                                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                     |                                                                                                                                                                                                                                              |                4 |             16 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/i2s_output_1/U0/p_0_in1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                      | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/interrupt_enable_reg_reg[0][0]                                                                                                                                      | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                |                                                                                                                                                                                                                                              |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                     |                                                                                                                                                                                                                                              |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                              |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                                                                                                          |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                              |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                     |                                                                                                                                                                                                                                              |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                     |                                                                                                                                                                                                                                              |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                              |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                     | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/s00_axi_wready                                                                                                                                                 |                                                                                                                                                                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/s01_axi_wready                                                                                                                                                 |                                                                                                                                                                                                                                              |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                                                                                              |                                                                                                                                                                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |               12 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                      | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                             |                9 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                |                                                                                                                                                                                                                                              |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                              |                                                                                                                                                                                                                                              |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[10][0]                                                            | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                |                6 |             22 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[10][0]                                                        | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0] | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                6 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                    |                                                                                                                                                                                                                                              |                9 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                6 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                              |               10 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                                                                                             |                                                                                                                                                                                                                                              |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                             | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               10 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                              |                6 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                         |                                                                                                                                                                                                                                              |                5 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                                                                                              |                7 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                              |                5 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |               10 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                6 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Use_BTC_2.bt_saved_pc_reg[29][0]                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               13 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |               16 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                          | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                9 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                                                                                                          | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     |                                                                                                                                                                                                                                              |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                               | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                     |                                                                                                                                                                                                                                              |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                    | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/iTimebase_count_reg[31]                                                                                                                  | system_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                       | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                7 |             32 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                    | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                      | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out_1                                                                                                                                         |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                         | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/div_busy_reg_n_0                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                             |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                              | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               20 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/rgb_PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                            |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Succesful                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                              |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                       |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                            |                                                                                                                                                                                                                                              |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                      | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                           |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               18 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS                                                                                                              |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                                                                                                         | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                    | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                            |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                                                                                                        | system_i/clk_wiz_codec/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                              |                5 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                               | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |               12 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                   | system_i/axis_output_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                         |                                                                                                                                                                                                                                              |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                          |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                                                        |                                                                                                                                                                                                                                              |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                            |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axis_input_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                              |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                              |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                              |               13 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                              |                6 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                              |               13 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                   |               14 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                      |               14 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               17 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                           |                                                                                                                                                                                                                                              |                6 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                         |                                                                                                                                                                                                                                              |               13 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                              |                7 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                              |               10 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                  |                                                                                                                                                                                                                                              |               10 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |               13 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                              |               13 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                                                                                              |               10 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                         |                                                                                                                                                                                                                                              |                9 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                          |                7 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                              |               15 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_1                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[24][0]                                                                                                                                                             |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               13 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                              |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/E[0]                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               12 |             57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/E[0]                                                                                                                               |                                                                                                                                                                                                                                              |               13 |             58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_0_0_i_2_n_0                                          |                                                                                                                                                                                                                                              |               15 |             58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               13 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               13 |             62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                              |               38 |             63 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]                                                                                                                |               19 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IReady_0                                                                                                                                              |                                                                                                                                                                                                                                              |               12 |             79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                              |               11 |             88 |
|  system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               24 |             98 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |               25 |            115 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               39 |            123 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[10]                                                                                                                                                                   |                                                                                                                                                                                                                                              |               16 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/clk_wiz_codec/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                               |                                                                                                                                                                                                                                              |               59 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               82 |            170 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/rgb_PWM_0/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                              |               41 |            192 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               77 |            235 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                              |              289 |            926 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     4 |
| 3      |                     3 |
| 4      |                    57 |
| 5      |                    14 |
| 6      |                     8 |
| 7      |                     8 |
| 8      |                    51 |
| 9      |                     6 |
| 10     |                    12 |
| 11     |                     1 |
| 12     |                    14 |
| 13     |                     9 |
| 14     |                    27 |
| 15     |                     3 |
| 16+    |                   173 |
+--------+-----------------------+


