module MEM_WB(
    input clk,
    input rst,
    input [15:0] mem_data_in,
    input [15:0] alu_result_in,
    input reg_write_in,
    input mem_to_reg_in,

    output reg [15:0] mem_data_out,
    output reg [15:0] alu_result_out,
    output reg reg_write_out,
    output reg mem_to_reg_out
);
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            mem_data_out <= 0; alu_result_out <= 0;
            reg_write_out <= 0; mem_to_reg_out <= 0;
        end else begin
            mem_data_out <= mem_data_in;
            alu_result_out <= alu_result_in;
            reg_write_out <= reg_write_in;
            mem_to_reg_out <= mem_to_reg_in;
        end
    end
endmodule