============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  06:31:18 am
  Module:                 mcs4_pad_frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30514__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 2: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30514__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30514__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30514__4733/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30479__7098/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30479__7098/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30479__7098/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30479__7098/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30554__6260/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30554__6260/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30554__6260/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30554__6260/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30473__3680/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30473__3680/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30473__3680/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30473__3680/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 17: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30503__2802/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30503__2802/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30503__2802/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30503__2802/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30491__7410/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30491__7410/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30491__7410/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30491__7410/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 25: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30497__4319/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30497__4319/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30497__4319/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30497__4319/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30485__6161/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30485__6161/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30485__6161/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (56956 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1279                  
             Slack:=   56956                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25855__6260/Y                    -       S1->Y  F     MX3X1          2    6.5    41    57    5907    (-,-) 
  mcs4_core_g25853/Y                          -       A->Y   R     INVX1          3    9.3    59    40    5947    (-,-) 
  mcs4_core_g25842__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.2    52    42    5989    (-,-) 
  mcs4_core_g25841__9945/Y                    -       B->Y   R     AND2X2         4   13.5    43    51    6040    (-,-) 
  mcs4_core_g25838/Y                          -       A->Y   F     INVX3          3    8.9    25    19    6059    (-,-) 
  mcs4_core_g31244/Y                          -       B->Y   F     OR2X2          8   19.4    60    59    6118    (-,-) 
  mcs4_core_g30485__6161/Y                    -       B->Y   F     OR2X2          4   11.9    39    53    6171    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0    6171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30519__2346/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 34: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30519__2346/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 35: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30519__2346/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 36: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30513__7482/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 37: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30513__7482/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 38: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30513__7482/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 39: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30513__7482/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 40: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[18][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30476__1705/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[18][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 41: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[18][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30476__1705/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[18][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 42: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[18][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30476__1705/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[18][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 43: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30500__6783/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 44: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30500__6783/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 45: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30500__6783/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 46: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[19][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30500__6783/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[19][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 47: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30488__2883/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][3]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 48: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30488__2883/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][2]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 49: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30488__2883/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][1]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 50: MET (56962 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[18][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
        Drv Adjust:+       0          692     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         4292     
                                              
             Setup:-    -127                  
       Uncertainty:-     600                  
     Required Time:=   63127                  
      Launch Clock:-    4292                  
       Input Delay:-     600                  
         Data Path:-    1273                  
             Slack:=   56962                  

Exceptions/Constraints:
  input_delay             600             I_DELAY_27_1 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  1229     0    4892    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   37.4    84   958    5850    (-,-) 
  mcs4_core_g25869__6131/Y                     -       B->Y   R     NAND2X1        1    4.2    46    40    5890    (-,-) 
  mcs4_core_g25859__5526/Y                     -       A->Y   R     AND2X2         4   11.6    37    47    5937    (-,-) 
  mcs4_core_g25848__7410/Y                     -       A->Y   R     AND2X1         2    6.3    38    40    5977    (-,-) 
  g31528/Y                                     -       AN->Y  R     NOR2BX2        2    6.7    45    40    6017    (-,-) 
  mcs4_core_g25830/Y                           -       A->Y   F     INVX1          2    6.9    45    33    6050    (-,-) 
  mcs4_core_g31247/Y                           -       B->Y   F     OR2X2          8   19.4    60    62    6112    (-,-) 
  mcs4_core_g30488__2883/Y                     -       B->Y   F     OR2X2          4   11.9    39    53    6165    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[18][0]/SE -       -      F     SDFFQX1        4      -     -     0    6165    (-,-) 
#------------------------------------------------------------------------------------------------------------------------


