(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "/home/user/FPGA/Boards/GateMate/gatemate_ila/p_r_out/ila_top_24-07-11_21-41-30_00")
  (DATE "2024-07-11 21:42:09")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_ORAND/D///    Pos: x17y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:441:496)(378:426:476))
          (PORT IN2 (1030:1153:1282)(1023:1130:1240))
          (PORT IN4 (379:444:509)(350:397:446))
          (PORT IN8 (1927:2120:2316)(2014:2195:2380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2162:2378:2600)(2205:2388:2577))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x17y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:621:703)(563:643:724))
          (PORT IN3 (1431:1609:1792)(1502:1678:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x19y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1080:1219:1361)(1125:1253:1385))
          (PORT IN7 (1144:1266:1392)(1158:1268:1380))
          (PORT IN8 (1557:1758:1962)(1552:1727:1907))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x22y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:675:750)(605:668:734))
          (PORT IN7 (595:687:782)(581:658:735))
          (PORT IN8 (1556:1745:1940)(1580:1757:1938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x7y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2024:2268:2517)(2136:2374:2618))
          (PORT IN7 (1249:1424:1603)(1249:1398:1553))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1649:1847:2048)(1720:1919:2121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1841:2062:2287)(1931:2140:2354))
          (PORT IN3 (1102:1253:1406)(1098:1228:1362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1649:1847:2048)(1720:1919:2121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x11y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (701:784:869)(710:776:844))
          (PORT IN4 (1638:1851:2067)(1739:1953:2170))
          (PORT IN5 (1045:1166:1289)(1072:1179:1288))
          (PORT IN6 (402:461:520)(385:435:487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2316:2548:2785)(2434:2650:2869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (915:1021:1131)(921:1026:1133))
          (PORT IN7 (756:843:931)(750:826:905))
          (PORT IN8 (1064:1194:1326)(1094:1217:1343))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1046:1121)(970:1035:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (714:815:918)(713:807:904))
          (PORT IN3 (576:659:743)(576:651:728))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1046:1121)(970:1035:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x16y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:848:951)(759:855:952))
          (PORT IN5 (768:865:965)(790:878:968))
          (PORT IN6 (704:809:915)(731:834:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1165:1267)(1064:1151:1241))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x22y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1089:1229:1371)(1138:1269:1402))
          (PORT IN4 (1561:1699:1839)(1619:1743:1869))
          (PORT IN7 (576:658:741)(574:646:721))
          (PORT IN8 (1298:1455:1613)(1354:1508:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:2046:2245)(1916:2090:2268))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x13y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:841:952)(729:826:924))
          (PORT IN4 (2171:2384:2604)(2287:2487:2691))
          (PORT IN5 (774:889:1006)(773:873:974))
          (PORT IN6 (1091:1230:1373)(1127:1273:1420))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2677:2935:3200)(2794:3034:3281))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x15y40
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (553:648:746)(519:595:673))
          (PORT IN4 (1915:2178:2446)(1992:2246:2502))
          (PORT IN6 (1539:1735:1934)(1632:1819:2007))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ICOMP/D//AND/D    Pos: x15y33
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1061:1199:1340)(1073:1195:1322))
          (PORT IN6 (430:487:545)(416:466:517))
          (PORT IN8 (2294:2525:2763)(2429:2655:2888))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1971:2160:2352)(2058:2227:2400))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (448:509:571)(426:478:532))
          (PORT IN4 (2104:2311:2525)(2216:2414:2618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1971:2160:2352)(2058:2227:2400))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x23y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1227:1368:1513)(1267:1392:1520))
          (PORT IN2 (1245:1391:1540)(1319:1463:1610))
          (PORT IN3 (755:853:954)(778:868:961))
          (PORT IN4 (1228:1352:1480)(1243:1356:1472))
          (PORT IN7 (416:473:532)(398:447:496))
          (PORT IN8 (948:1066:1187)(987:1106:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1878:2039:2203)(1923:2063:2205))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x7y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1703:1869)(1598:1744:1894))
          (PORT IN4 (1766:1945:2129)(1824:1995:2170))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a18_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1481:1650:1820)(1537:1700:1868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x8y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2043:2288:2539)(2155:2391:2634))
          (PORT IN8 (885:993:1103)(921:1027:1135))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1853:2055)(1730:1930:2133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1852:2073:2300)(1939:2147:2361))
          (PORT IN4 (877:974:1072)(923:1012:1104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1853:2055)(1730:1930:2133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x6y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1843:2064:2289)(1933:2145:2361))
          (PORT IN8 (1201:1337:1475)(1230:1355:1482))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a20_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1469:1644:1821)(1518:1691:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1661:1859:2060)(1730:1913:2100))
          (PORT IN3 (412:467:523)(394:441:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a20_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1469:1644:1821)(1518:1691:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2193:2461:2734)(2289:2541:2801))
          (PORT IN7 (958:1081:1206)(978:1092:1210))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1980:2202:2427)(2034:2252:2473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2015:2260:2510)(2092:2317:2550))
          (PORT IN3 (1631:1832:2037)(1679:1871:2069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1980:2202:2427)(2034:2252:2473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1102:1242:1386)(1175:1322:1470))
          (PORT IN7 (699:777:857)(699:764:830))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1046:1121)(970:1035:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (920:1037:1157)(972:1090:1209))
          (PORT IN4 (1689:1897:2110)(1737:1935:2140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1046:1121)(970:1035:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x15y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1545:1745:1951)(1544:1723:1908))
          (PORT IN7 (1967:2197:2432)(2056:2282:2510))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1011:1091)(936:1001:1067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ORAND/D    Pos: x21y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (970:1098:1231)(1010:1135:1260))
          (PORT IN6 (369:432:496)(347:395:444))
          (PORT IN7 (573:652:732)(560:625:693))
          (PORT IN8 (1077:1226:1379)(1109:1260:1416))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1218:1322)(1129:1216:1305))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (885:1009:1135)(896:1017:1142))
          (PORT IN3 (761:859:959)(762:856:952))
          (PORT IN4 (710:817:926)(708:802:898))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1218:1322)(1129:1216:1305))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x18y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1057:1191:1328)(1076:1200:1326))
          (PORT IN8 (552:635:720)(537:610:684))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1304)(1099:1185:1274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1188:1346:1509)(1198:1345:1495))
          (PORT IN2 (871:981:1094)(868:965:1063))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1304)(1099:1185:1274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1084:1239:1397)(1116:1269:1426))
          (PORT IN6 (919:1035:1155)(971:1089:1208))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a28_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1218:1322)(1129:1216:1305))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (744:838:935)(775:866:958))
          (PORT IN4 (1217:1365:1516)(1245:1384:1527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a28_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1218:1322)(1129:1216:1305))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x20y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (539:625:714)(531:606:683))
          (PORT IN3 (1177:1329:1484)(1201:1342:1487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a29_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1143:1231:1319))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (856:976:1099)(859:972:1088))
          (PORT IN7 (1425:1599:1777)(1449:1612:1781))
          (PORT IN8 (1359:1513:1674)(1384:1536:1691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1136)(991:1054:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (406:462:520)(396:444:494))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1136)(991:1054:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D//AND/D    Pos: x24y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (731:835:940)(742:838:938))
          (PORT IN7 (405:464:524)(375:420:465))
          (PORT IN8 (1589:1786:1986)(1641:1835:2035))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1211:1310:1411)(1203:1287:1374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1139:1282:1429)(1171:1309:1450))
          (PORT IN2 (540:620:701)(526:594:665))
          (PORT IN4 (378:441:505)(350:398:447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1211:1310:1411)(1203:1287:1374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x17y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (380:434:488)(359:403:447))
          (PORT IN7 (1039:1160:1284)(1100:1216:1335))
          (PORT IN8 (1407:1577:1751)(1470:1623:1782))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2624:2831:3043)(2712:2900:3093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1224:1370:1520)(1263:1389:1520))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2624:2831:3043)(2712:2900:3093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x17y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1135:1267:1401)(1147:1268:1393))
          (PORT IN3 (1447:1623:1803)(1538:1710:1889))
          (PORT IN5 (1301:1481:1664)(1378:1553:1730))
          (PORT IN6 (973:1088:1203)(998:1097:1199))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2039:2257:2478)(2106:2299:2494))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1643:1837:2037)(1692:1875:2063))
          (PORT IN8 (983:1115:1248)(1018:1140:1262))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2553:2784:3022)(2611:2815:3023))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x13y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1415:1569)(1333:1476:1624))
          (PORT IN2 (1251:1412:1575)(1286:1440:1599))
          (PORT IN3 (821:912:1006)(828:905:986))
          (PORT IN4 (784:874:966)(792:866:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//ORAND/D    Pos: x24y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (974:1096:1220)(1031:1149:1270))
          (PORT IN7 (405:463:521)(394:444:495))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1668:1831:1995)(1736:1883:2033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a39_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1121:1251:1384)(1131:1258:1388))
          (PORT IN3 (603:686:770)(614:692:772))
          (PORT IN4 (2043:2273:2509)(2106:2323:2544))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1668:1831:1995)(1736:1883:2033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x19y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:430:491)(350:396:442))
          (PORT IN4 (1846:2054:2264)(1926:2116:2310))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2289:2530:2773)(2368:2583:2803))
          (PORT EN (1391:1572:1757)(1426:1605:1787))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x19y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (888:1015:1145)(897:1013:1132))
          (PORT IN6 (1273:1424:1575)(1325:1457:1593))
          (PORT IN7 (604:680:757)(606:669:734))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x12y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (539:618:699)(525:593:662))
          (PORT IN6 (1762:1989:2219)(1814:2032:2255))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1080:1183:1287)(1087:1171:1258))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1445:1629:1817)(1437:1593:1754))
          (PORT IN3 (1593:1772:1954)(1655:1816:1982))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2280:2460:2642)(2344:2505:2667))
          (PORT EN (576:649:724)(553:613:675))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x21y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1330:1496:1666)(1373:1531:1692))
          (PORT IN8 (3343:3613:3888)(3510:3747:3987))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1243:1355)(1138:1226:1317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x24y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1329:1501:1677)(1352:1502:1657))
          (PORT IN6 (3386:3663:3944)(3570:3831:4099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1211:1310:1411)(1203:1287:1374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x11y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1530:1717:1909)(1591:1773:1959))
          (PORT IN2 (868:944:1023)(879:944:1009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (901:982:1064)(912:982:1053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x24y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a47_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1653:1820:1992)(1702:1865:2037))
          (PORT IN7 (616:694:774)(622:692:763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a47_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2347:2564:2785)(2422:2624:2828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1145:1304:1467)(1186:1342:1500))
          (PORT IN4 (379:437:497)(360:405:451))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2217:2391:2568)(2277:2436:2597))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:455:512)(386:435:485))
          (PORT IN3 (1319:1468:1623)(1347:1484:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2390:2601:2816)(2483:2682:2884))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D///    Pos: x27y46
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (902:1006:1114)(903:998:1096))
          (PORT IN6 (402:461:520)(385:435:487))
          (PORT IN7 (1293:1445:1601)(1329:1478:1631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2183:2362:2546)(2242:2405:2570))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x26y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a51_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1175:1329:1490)(1174:1311:1452))
          (PORT IN3 (1393:1586:1783)(1436:1619:1809))
          (PORT IN4 (1203:1358:1518)(1231:1379:1531))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2347:2561:2779)(2428:2628:2829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x17y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1083:1235:1389)(1139:1284:1431))
          (PORT IN7 (2083:2298:2517)(2170:2374:2581))
          (PORT IN8 (1278:1445:1616)(1353:1515:1681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1964:2174:2389)(2029:2213:2402))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x22y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (380:440:501)(359:409:459))
          (PORT IN5 (377:434:492)(344:387:432))
          (PORT IN7 (409:466:525)(380:424:469))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x15y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1223:1399:1579)(1238:1400:1567))
          (PORT IN8 (908:1021:1137)(908:1020:1136))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:1002:1081)(924:992:1061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1889:2076:2265)(1949:2118:2291))
          (PORT IN8 (1378:1558:1742)(1418:1595:1778))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2039:2213:2392)(2095:2250:2410))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (564:636:709)(561:619:679))
          (PORT IN4 (1882:2073:2270)(1976:2155:2335))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2039:2213:2392)(2095:2250:2410))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (597:670:744)(591:652:715))
          (PORT IN3 (767:868:971)(770:856:943))
          (PORT IN4 (1311:1470:1633)(1361:1525:1693))
          (PORT IN6 (914:1034:1156)(953:1064:1178))
          (PORT IN7 (1546:1744:1945)(1639:1826:2017))
          (PORT IN8 (863:991:1121)(885:1004:1126))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a57_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2846:3136:3432)(2980:3255:3536))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:1028:1162)(918:1043:1168))
          (PORT IN4 (1536:1679:1824)(1610:1740:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2047:2241:2440)(2120:2298:2481))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (375:434:494)(352:396:440))
          (PORT IN8 (1872:2062:2255)(1974:2150:2327))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1910:2101:2297)(1944:2106:2272))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1834:1997:2164)(1883:2016:2152))
          (PORT IN4 (1696:1863:2033)(1774:1922:2071))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1910:2101:2297)(1944:2106:2272))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x12y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1183:1344:1507)(1201:1346:1493))
          (PORT IN4 (2181:2393:2608)(2301:2496:2695))
          (PORT IN7 (807:901:998)(802:884:970))
          (PORT IN8 (1290:1449:1612)(1323:1475:1631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2856:3156:3464)(2992:3278:3570))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x16y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:672:755)(596:673:752))
          (PORT IN4 (1964:2156:2351)(2062:2240:2419))
          (PORT IN7 (615:699:784)(612:689:768))
          (PORT IN8 (1081:1229:1382)(1116:1254:1393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2187:2402:2623)(2227:2412:2602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1909:2118:2335)(2003:2202:2407))
          (PORT IN6 (1433:1628:1827)(1514:1700:1890))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1289:1384:1480)(1309:1387:1467))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1240:1412:1587)(1300:1458:1620))
          (PORT IN3 (1227:1373:1522)(1287:1420:1556))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1289:1384:1480)(1309:1387:1467))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x14y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1041:1186:1333)(1061:1200:1343))
          (PORT IN7 (390:448:507)(378:426:475))
          (PORT IN8 (557:634:712)(569:643:719))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1414:1533:1655)(1426:1532:1641))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1392:1563)(1262:1429:1600))
          (PORT IN3 (389:448:509)(386:440:496))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1414:1533:1655)(1426:1532:1641))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x21y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (944:1058:1175)(958:1062:1169))
          (PORT IN3 (376:431:487)(355:397:440))
          (PORT IN4 (1142:1277:1414)(1171:1304:1439))
          (PORT IN6 (883:983:1087)(910:1005:1101))
          (PORT IN7 (945:1066:1191)(947:1060:1176))
          (PORT IN8 (1372:1523:1677)(1388:1518:1652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1800:1988:2181)(1867:2033:2204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1853:2075:2302)(1941:2150:2365))
          (PORT IN7 (1051:1186:1323)(1066:1188:1312))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a67_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1872:2076)(1741:1923:2111))
          (PORT IN3 (1032:1169:1309)(1041:1168:1298))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1647:1825)(1522:1695:1870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x15y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2650:2861:3079)(2755:2940:3129))
          (PORT IN6 (559:642:725)(553:625:700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1477:1611)(1362:1477:1595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:818:915)(731:816:905))
          (PORT IN4 (931:1054:1181)(969:1094:1222))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2511:2758:3011)(2643:2876:3115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x19y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (960:1089:1219)(999:1126:1255))
          (PORT IN6 (1494:1702:1912)(1562:1747:1936))
          (PORT IN7 (1294:1472:1653)(1337:1506:1678))
          (PORT IN8 (1717:1929:2149)(1800:2009:2221))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x14y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1130:1290:1453)(1167:1319:1472))
          (PORT IN4 (1582:1785:1990)(1621:1817:2018))
          (PORT IN6 (1147:1268:1392)(1143:1247:1354))
          (PORT IN8 (1097:1261:1427)(1141:1290:1443))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN4 OUT (361:361:363)(290:297:305))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2550:2781:3015)(2675:2888:3105))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x13y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1257:1417:1582)(1294:1449:1608))
          (PORT IN8 (727:835:944)(723:821:921))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2703:2933:3168)(2818:3033:3251))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x17y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (873:1000:1128)(906:1030:1156))
          (PORT IN8 (1398:1579:1764)(1435:1612:1793))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1060:1136)(981:1047:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1070:1219:1370)(1081:1220:1360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1060:1136)(981:1047:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x19y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1213:1364:1518)(1258:1402:1548))
          (PORT IN7 (1673:1871:2074)(1744:1930:2122))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a77_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (976:1056:1136)(993:1061:1131))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a77_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (730:834:939)(746:841:938))
          (PORT IN2 (1022:1149:1279)(1046:1162:1280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a77_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (976:1056:1136)(993:1061:1131))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2064:2293:2527)(2191:2414:2646))
          (PORT IN8 (1056:1190:1327)(1062:1185:1311))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1748:1980:2216)(1816:2041:2268))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1877:2083:2294)(1983:2179:2383))
          (PORT IN4 (1210:1372:1535)(1261:1415:1572))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1748:1980:2216)(1816:2041:2268))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x13y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1538:1729:1924)(1572:1756:1944))
          (PORT IN8 (575:652:731)(576:645:716))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2706:2912:3125)(2803:2991:3184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D///    Pos: x21y41
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1310:1464:1622)(1330:1469:1611))
          (PORT IN6 (934:1075:1218)(966:1099:1234))
          (PORT IN8 (1498:1680:1865)(1552:1726:1904))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2061:2262)(1928:2106:2287))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x19y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a81_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1672:1903:2136)(1761:1973:2190))
          (PORT IN3 (1108:1262:1419)(1128:1268:1411))
          (PORT IN4 (1535:1724:1920)(1595:1776:1960))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x10y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1945:2181:2422)(2019:2235:2457))
          (PORT IN7 (562:638:716)(555:624:695))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1717:1901)(1602:1780:1960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a84_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1769:1983:2201)(1823:2013:2208))
          (PORT IN3 (565:646:729)(560:632:706))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1717:1901)(1602:1780:1960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1901:2111:2324)(1994:2193:2399))
          (PORT IN8 (357:416:475)(336:383:431))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1631:1814:2001)(1698:1869:2046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a87_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1717:1903:2092)(1788:1959:2137))
          (PORT IN4 (380:437:494)(366:410:456))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1631:1814:2001)(1698:1869:2046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1959:2173:2394)(2070:2274:2482))
          (PORT IN7 (577:658:739)(577:655:734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1963:2195:2429)(2007:2226:2447))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1778:1969:2166)(1869:2045:2225))
          (PORT IN3 (583:664:745)(586:659:735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1963:2195:2429)(2007:2226:2447))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x13y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1308:1483:1661)(1335:1503:1672))
          (PORT IN8 (1237:1391:1548)(1241:1378:1521))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1206:1315)(1110:1201:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a90_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1081:1207:1337)(1074:1187:1303))
          (PORT IN2 (1213:1369:1528)(1282:1428:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1206:1315)(1110:1201:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ICOMP/D    Pos: x21y40
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a91_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1601:1799)(1471:1655:1844))
          (PORT IN3 (1393:1554:1719)(1409:1558:1711))
          (PORT IN4 (863:982:1103)(867:975:1086))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a91_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1294:1417:1543)(1341:1454:1570))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x19y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (564:660:757)(548:629:712))
          (PORT IN6 (943:1055:1168)(963:1074:1187))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1146:1243:1341)(1147:1229:1312))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:1013:1142)(902:1024:1150))
          (PORT IN3 (1229:1384:1544)(1241:1382:1528))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1126:1229:1335)(1139:1227:1318))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x19y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (920:1028:1138)(936:1046:1156))
          (PORT IN8 (727:840:957)(740:842:947))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1037:1121)(969:1042:1115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x17y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (436:498:562)(418:473:529))
          (PORT IN6 (1525:1696:1871)(1552:1715:1882))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1060:1136)(981:1047:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a96_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1338:1485:1636)(1343:1477:1615))
          (PORT IN3 (1459:1651:1847)(1568:1764:1962))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1060:1136)(981:1047:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a98_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1020:1150:1285)(1012:1128:1246))
          (PORT IN3 (1763:1956:2154)(1841:2017:2197))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2340:2549:2764)(2422:2618:2817))
          (PORT EN (1087:1228:1373)(1111:1242:1378))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D///    Pos: x20y35
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1226:1395:1567)(1272:1446:1625))
          (PORT IN7 (560:642:726)(557:632:709))
          (PORT IN8 (1394:1554:1717)(1442:1595:1752))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1036:1107:1178)(1035:1096:1158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x20y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:682:769)(600:681:762))
          (PORT IN6 (1411:1608:1809)(1476:1680:1890))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1543:1680)(1429:1547:1667))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1225:1398:1574)(1268:1443:1624))
          (PORT IN4 (563:646:729)(578:658:740))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1543:1680)(1429:1547:1667))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x13y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (563:650:739)(547:618:690))
          (PORT IN4 (2315:2526:2743)(2399:2588:2782))
          (PORT IN5 (1259:1428:1599)(1283:1442:1605))
          (PORT IN6 (940:1074:1211)(961:1089:1219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2650:2901:3158)(2758:2991:3227))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x6y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1866:2083:2302)(1982:2194:2412))
          (PORT IN8 (1724:1911:2102)(1773:1950:2135))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a106_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1648:1823:2002)(1703:1870:2040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1688:1882:2078)(1784:1969:2159))
          (PORT IN4 (1483:1663:1848)(1528:1708:1892))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a106_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1648:1823:2002)(1703:1870:2040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x18y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1800:1995:2192)(1869:2037:2210))
          (PORT IN4 (1221:1373:1528)(1262:1410:1565))
          (PORT IN7 (574:655:738)(560:629:700))
          (PORT IN8 (1221:1385:1553)(1254:1403:1557))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1304)(1099:1185:1274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x16y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (739:845:953)(744:842:944))
          (PORT IN7 (609:692:777)(617:695:774))
          (PORT IN8 (1059:1194:1330)(1053:1171:1291))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (991:1072:1153)(987:1054:1122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x23y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1159:1312:1471)(1153:1288:1427))
          (PORT IN7 (1718:1899:2086)(1739:1889:2042))
          (PORT IN8 (1507:1690:1879)(1531:1704:1881))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2208:2380:2556)(2267:2424:2585))
          (PORT EN (1112:1252:1395)(1123:1260:1402))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x6y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2044:2256:2474)(2125:2334:2547))
          (PORT IN8 (1026:1138:1252)(1046:1144:1244))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1970:2193:2420)(2044:2265:2489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1869:2059:2254)(1929:2111:2297))
          (PORT IN4 (1068:1182:1299)(1090:1194:1299))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1970:2193:2420)(2044:2265:2489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x9y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1893:2100:2312)(1998:2196:2402))
          (PORT IN7 (976:1089:1204)(1013:1116:1221))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a113_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1572:1781:1994)(1620:1818:2017))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1699:1882:2069)(1781:1951:2128))
          (PORT IN3 (964:1076:1190)(995:1095:1199))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a113_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1572:1781:1994)(1620:1818:2017))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x19y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1029:1142)(935:1035:1137))
          (PORT IN2 (404:464:525)(386:434:484))
          (PORT IN4 (1478:1649:1824)(1530:1690:1853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2422:2623)(2297:2467:2643))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x18y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (728:820:916)(743:829:917))
          (PORT IN7 (1169:1303:1441)(1168:1293:1420))
          (PORT IN8 (422:486:551)(406:460:515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a116_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2521:2726:2936)(2598:2781:2968))
          (PORT EN (1263:1413:1567)(1308:1450:1598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x17y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:628:701)(551:611:673))
          (PORT IN7 (1002:1135:1272)(1003:1117:1235))
          (PORT IN8 (1078:1199:1323)(1096:1211:1329))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2528:2760:2999)(2589:2791:2998))
          (PORT EN (1090:1217:1347)(1111:1227:1348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x18y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:641:725)(562:637:715))
          (PORT IN7 (760:863:968)(804:908:1014))
          (PORT IN8 (725:833:944)(732:829:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a118_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2544:2776:3013)(2640:2854:3069))
          (PORT EN (930:1067:1209)(918:1033:1150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1069:1190:1314)(1067:1173:1282))
          (PORT IN7 (1616:1821:2031)(1698:1900:2110))
          (PORT IN8 (1453:1640:1827)(1527:1716:1906))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2209:2396:2588)(2308:2480:2657))
          (PORT EN (747:831:917)(731:804:878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x19y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (719:820:922)(740:839:939))
          (PORT IN7 (739:839:941)(744:833:924))
          (PORT IN8 (1243:1398:1555)(1277:1428:1582))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a120_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2537:2768:3004)(2632:2844:3059))
          (PORT EN (916:1053:1193)(905:1018:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x20y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1069:1190:1314)(1069:1175:1284))
          (PORT IN7 (1087:1237:1390)(1151:1300:1451))
          (PORT IN8 (1070:1197:1328)(1068:1182:1298))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2372:2575:2784)(2431:2611:2795))
          (PORT EN (930:1038:1148)(935:1034:1136))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x21y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1235:1377:1523)(1252:1383:1518))
          (PORT IN7 (1345:1516:1693)(1368:1529:1696))
          (PORT IN8 (396:454:512)(384:435:486))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a122_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2314:2504:2700)(2382:2552:2725))
          (PORT EN (1110:1241:1374)(1135:1260:1389))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x22y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1410:1575:1744)(1445:1603:1764))
          (PORT IN7 (559:640:721)(543:613:685))
          (PORT IN8 (976:1111:1252)(958:1072:1190))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2306:2496:2693)(2373:2543:2716))
          (PORT EN (1114:1246:1381)(1140:1267:1396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x21y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1385:1569:1758)(1420:1590:1764))
          (PORT IN7 (1370:1538:1711)(1371:1523:1677))
          (PORT IN8 (1477:1632:1790)(1503:1650:1800))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a124_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2041:2229:2423)(2086:2246:2412))
          (PORT EN (1192:1348:1508)(1213:1362:1514))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x18y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1081:1222:1367)(1153:1292:1433))
          (PORT IN8 (372:435:499)(364:418:473))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2607:2838:3075)(2707:2926:3146))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x11y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1813:2010)(1657:1823:1994))
          (PORT IN4 (943:1063:1187)(987:1107:1230))
          (PORT IN5 (1240:1397:1557)(1262:1413:1568))
          (PORT IN6 (1232:1404:1578)(1275:1445:1618))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:1005:1081)(940:1006:1074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x21y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1370:1572:1780)(1404:1589:1779))
          (PORT IN4 (2016:2226:2438)(2103:2296:2494))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2401:2613:2829)(2491:2692:2895))
          (PORT EN (1054:1186:1322)(1060:1184:1312))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1518:1688:1863)(1590:1767:1948))
          (PORT IN7 (553:633:714)(572:649:727))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1188:1292:1397)(1184:1272:1362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1332:1479:1630)(1384:1533:1686))
          (PORT IN3 (565:644:724)(575:650:726))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1188:1292:1397)(1184:1272:1362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x23y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1268:1422:1578)(1277:1412:1553))
          (PORT IN6 (1084:1247:1412)(1114:1262:1413))
          (PORT IN8 (1285:1433:1587)(1326:1473:1623))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x22y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1198:1351:1509)(1210:1353:1499))
          (PORT IN7 (588:667:747)(592:662:735))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x13y45
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:656:744)(573:655:740))
          (PORT IN3 (376:431:487)(355:397:440))
          (PORT IN7 (917:1055:1194)(931:1055:1182))
          (PORT IN8 (578:666:756)(568:646:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x18y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (887:1012:1140)(917:1037:1161))
          (PORT IN3 (1614:1808:2005)(1665:1848:2035))
          (PORT IN4 (1219:1384:1552)(1247:1404:1565))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a139_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1536:1662:1790)(1545:1659:1774))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x22y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:445:500)(384:432:481))
          (PORT IN7 (1023:1158:1298)(1015:1138:1262))
          (PORT IN8 (1322:1523:1729)(1348:1536:1730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x18y30
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1090:1241)(951:1080:1209))
          (PORT IN2 (895:1037:1182)(908:1035:1166))
          (PORT IN3 (753:867:983)(757:863:972))
          (PORT IN4 (1499:1677:1860)(1538:1709:1886))
          (PORT IN8 (1815:2013:2216)(1882:2066:2255))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2153:2368:2588)(2226:2424:2623))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x8y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (928:1052:1179)(942:1057:1176))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1118:1251:1390)(1146:1277:1409))
          (PORT IN6 (928:1052:1179)(942:1057:1176))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1221:1382:1545)(1234:1379:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1502:1672:1846)(1573:1742:1914))
          (PORT IN8 (1221:1382:1545)(1234:1379:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1090:1218:1348)(1090:1200:1311))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (933:1054:1177)(939:1051:1167))
          (PORT IN7 (1090:1218:1348)(1090:1200:1311))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (418:481:544)(394:440:486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:502)(366:411:458))
          (PORT IN5 (418:481:544)(394:440:486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1111:1239:1367)(1104:1212:1321))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (969:1092:1218)(987:1112:1239))
          (PORT IN7 (1111:1239:1367)(1104:1212:1321))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (892:988:1084)(922:1012:1105))
          (PORT IN7 (1870:2067:2267)(1927:2109:2296))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1587:1756)(1468:1628:1789))
          (PORT IN6 (892:988:1084)(922:1012:1105))
          (PORT IN7 (1870:2067:2267)(1927:2109:2296))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1094:1239:1389)(1112:1246:1384))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1300:1472:1650)(1350:1515:1683))
          (PORT IN8 (1094:1239:1389)(1112:1246:1384))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (416:475:535)(410:461:514))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:449:507)(389:439:490))
          (PORT IN5 (416:475:535)(410:461:514))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x8y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1405:1567:1734)(1447:1598:1756))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1132:1297:1465)(1140:1281:1424))
          (PORT IN5 (1405:1567:1734)(1447:1598:1756))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (920:1058:1198)(925:1040:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (921:1061:1203)(928:1041:1159))
          (PORT IN8 (920:1058:1198)(925:1040:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (933:1072:1214)(943:1059:1178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (930:1066:1202)(927:1035:1148))
          (PORT IN6 (933:1072:1214)(943:1059:1178))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1274:1432:1591)(1328:1477:1628))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1299:1447:1600)(1368:1508:1651))
          (PORT IN7 (1274:1432:1591)(1328:1477:1628))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1237:1413:1595)(1263:1428:1597))
          (PORT IN7 (1242:1411:1582)(1259:1411:1565))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1126:1252:1380)(1149:1265:1383))
          (PORT IN6 (1237:1413:1595)(1263:1428:1597))
          (PORT IN7 (1242:1411:1582)(1259:1411:1565))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1129:1293:1458)(1179:1338:1501))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (779:886:994)(785:877:971))
          (PORT IN7 (1129:1293:1458)(1179:1338:1501))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1095:1241:1390)(1151:1291:1434))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1463:1629:1795)(1543:1697:1854))
          (PORT IN8 (1095:1241:1390)(1151:1291:1434))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1619:1838:2061)(1669:1886:2109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1035:1181:1332)(1054:1194:1337))
          (PORT IN7 (1619:1838:2061)(1669:1886:2109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x16y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (577:660:743)(564:631:700))
          (PORT IN7 (1735:1935:2139)(1771:1964:2159))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1412:1589:1770)(1433:1593:1756))
          (PORT IN6 (577:660:743)(564:631:700))
          (PORT IN7 (1735:1935:2139)(1771:1964:2159))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x16y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1383:1581:1782)(1387:1561:1738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1167:1322:1480)(1169:1314:1459))
          (PORT IN6 (1383:1581:1782)(1387:1561:1738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x16y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1207:1344:1485)(1197:1320:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (918:1052:1189)(942:1066:1191))
          (PORT IN5 (1207:1344:1485)(1197:1320:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x16y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1034:1169:1307)(1040:1165:1290))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1443:1628:1818)(1475:1654:1837))
          (PORT IN6 (1034:1169:1307)(1040:1165:1290))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x15y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1757:1951:2148)(1857:2044:2234))
          (PORT IN7 (2054:2272:2493)(2160:2365:2577))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1676:1867:2060)(1766:1944:2127))
          (PORT IN6 (1757:1951:2148)(1857:2044:2234))
          (PORT IN7 (2054:2272:2493)(2160:2365:2577))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (924:1050:1179)(946:1060:1176))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1407:1580:1755)(1421:1584:1753))
          (PORT IN8 (924:1050:1179)(946:1060:1176))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:663:751)(561:637:714))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1247:1422:1602)(1270:1443:1619))
          (PORT IN5 (578:663:751)(561:637:714))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:853:955)(781:871:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:876:979)(794:889:985))
          (PORT IN5 (753:853:955)(781:871:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x20y29
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (566:648:731)(551:624:698))
          (PORT IN8 (742:861:982)(738:835:934))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (713:817:923)(720:811:903))
          (PORT IN5 (566:648:731)(551:624:698))
          (PORT IN8 (742:861:982)(738:835:934))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x20y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:1043:1180)(921:1049:1180))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (932:1070:1210)(948:1076:1208))
          (PORT IN7 (907:1043:1180)(921:1049:1180))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x20y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (746:846:947)(751:841:932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:627:716)(518:585:655))
          (PORT IN8 (746:846:947)(751:841:932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x20y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (559:642:728)(552:619:687))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (770:884:1002)(779:884:992))
          (PORT IN6 (559:642:728)(552:619:687))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a205)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH CLK1_0 GLB0 (2042:2040:2039)(2024:2022:2021))
          (IOPATH CLK1_0 GLB1 (2685:2687:2689)(2710:2711:2713))
          (IOPATH CLK1_90 GLB1 (2546:2546:2547)(2530:2531:2532))
          (IOPATH CLK1_180 GLB1 (2651:2687:2724)(2636:2684:2732))
          (IOPATH CLK1_270 GLB1 (2666:2729:2792)(2649:2723:2797))
    )))
 // C_///AND/D    Pos: x14y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (902:1030:1161)(925:1048:1175))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2692:2921:3155)(2810:3023:3240))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x15y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1226:1395:1567)(1268:1434:1604))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a248_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1400:1522)(1322:1434:1549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x19y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (591:678:767)(587:670:754))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1037:1121)(969:1042:1115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x17y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1093:1240:1391)(1130:1264:1401))
          (PORT IN3 (1375:1537:1705)(1360:1500:1646))
          (PORT IN5 (1519:1700:1885)(1566:1737:1912))
          (PORT IN6 (1406:1570:1737)(1478:1636:1798))
          (PORT IN7 (1299:1453:1611)(1292:1420:1554))
          (PORT IN8 (1357:1528:1702)(1428:1602:1780))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a333)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x21y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a334)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x25y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a335)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x23y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a336)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a337)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x19y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a338)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a339)
    )
 // CC_PLL    Pos: x34y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a340)
    )
 // FPGA_RAM    Pos: x33y49
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a341)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[2] DOB[24] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[23] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[20] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[24] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[23] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[20] (2362:2657:2953)(2338:2647:2957))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (posedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (WIDTH (negedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK1) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (485:485:485)) // merged_entry: 14
        ))
 // C_///OR/    Pos: x18y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1654:1858)(1549:1750:1953))
          (PORT IN2 (1482:1677:1878)(1494:1669:1850))
          (PORT IN4 (1614:1822:2036)(1674:1884:2099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_/RAM_I1///    Pos: x46y128
 // C_/RAM_I1///    Pos: x45y128
 // C_AND////    Pos: x24y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1464:1640:1820)(1523:1694:1869))
          (PORT IN7 (574:668:764)(574:648:725))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a348)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
          (IOPATH CLK0 PCLK1 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_AND////    Pos: x24y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (436:498:561)(421:474:529))
          (PORT IN8 (1396:1558:1725)(1405:1556:1711))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x1y66
 // C_MX2b////    Pos: x23y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:641:719)(576:650:726))
          (PORT IN5 (905:1032:1159)(920:1035:1154))
          (PORT IN6 (402:456:511)(375:419:465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x14y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1724:1929:2136)(1823:2020:2223))
          (PORT IN5 (576:656:738)(574:649:725))
          (PORT IN7 (1202:1343:1488)(1260:1392:1529))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x20y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:825:939)(725:824:924))
          (PORT IN5 (390:449:510)(382:433:484))
          (PORT IN6 (1493:1668:1846)(1504:1651:1802))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x20y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:972:1084)(858:953:1049))
          (PORT IN7 (1331:1494:1660)(1342:1499:1660))
          (PORT IN8 (1438:1619:1806)(1510:1687:1869))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (725:838:953)(711:803:896))
          (PORT IN5 (1795:2046:2300)(1869:2110:2353))
          (PORT IN6 (1298:1467:1641)(1338:1503:1671))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x19y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1062:1202:1346)(1051:1171:1294))
          (PORT IN6 (1042:1180:1321)(1038:1164:1293))
          (PORT IN8 (1240:1411:1585)(1272:1429:1590))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1427:1594:1766)(1451:1598:1751))
          (PORT IN6 (384:441:500)(357:399:443))
          (PORT IN8 (378:435:494)(348:393:438))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x35y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2401:2624:2853)(2514:2710:2910))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a358_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x17y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1448:1592:1740)(1470:1597:1727))
          (PORT IN5 (552:631:713)(549:617:688))
          (PORT IN6 (1117:1252:1389)(1125:1251:1379))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x27y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1632:1811)(1521:1686:1854))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a360_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x17y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1547:1733:1921)(1629:1811:1995))
          (PORT IN7 (563:651:739)(547:620:695))
          (PORT IN8 (1022:1146:1271)(1049:1158:1270))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x20y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1449:1627)(1309:1472:1638))
          (PORT IN3 (882:1004:1129)(888:1000:1116))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x28y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1920:2138:2361)(2018:2219:2426))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a366_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x19y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (890:1002:1117)(874:969:1068))
          (PORT IN3 (1517:1701:1890)(1586:1765:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x13y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (897:1033:1172)(896:1014:1134))
          (PORT IN5 (872:995:1121)(873:987:1105))
          (PORT IN6 (403:467:532)(394:451:509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x16y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:1036:1173)(905:1022:1141))
          (PORT IN5 (1183:1351:1524)(1190:1344:1501))
          (PORT IN6 (384:439:495)(361:403:446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x13y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2154:2384:2621)(2235:2465:2698))
          (PORT IN7 (1135:1296:1460)(1193:1352:1516))
          (PORT IN8 (1332:1500:1672)(1380:1539:1701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x18y45
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1431:1619:1813)(1434:1601:1773))
          (PORT IN4 (1379:1577:1779)(1403:1586:1772))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x15y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2182:2432:2687)(2266:2518:2773))
          (PORT IN7 (948:1065:1183)(952:1058:1167))
          (PORT IN8 (1037:1161:1286)(1072:1182:1296))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x14y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1340:1500)(1231:1368:1507))
          (PORT IN5 (1580:1763:1952)(1614:1788:1967))
          (PORT IN6 (1144:1283:1425)(1160:1296:1432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x26y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1537:1704)(1452:1604:1758))
          (PORT IN5 (1251:1409:1571)(1334:1491:1651))
          (PORT IN6 (1274:1431:1591)(1338:1480:1627))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x15y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1634:1804)(1488:1650:1815))
          (PORT IN5 (1274:1420:1569)(1296:1431:1570))
          (PORT IN6 (728:841:957)(735:835:936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x28y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1779:1976:2178)(1880:2077:2277))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a376_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x11y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1216:1372:1531)(1284:1434:1587))
          (PORT IN5 (579:668:759)(562:635:709))
          (PORT IN6 (395:456:519)(363:407:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x20y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (527:604:683)(529:597:667))
          (PORT IN7 (1445:1650:1859)(1509:1703:1901))
          (PORT IN8 (561:648:736)(552:624:699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x17y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1535:1708:1886)(1602:1767:1935))
          (PORT IN5 (388:443:499)(359:402:447))
          (PORT IN6 (976:1081:1189)(963:1060:1159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x28y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1728:1916:2109)(1823:1995:2171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a380_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x23y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (579:660:742)(589:666:745))
          (PORT IN5 (573:654:738)(563:632:704))
          (PORT IN7 (1458:1638:1822)(1525:1698:1877))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x18y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:1025:1157)(912:1028:1147))
          (PORT IN7 (911:1045:1182)(914:1031:1150))
          (PORT IN8 (876:1002:1131)(895:1008:1124))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x18y32
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (583:675:769)(570:649:729))
          (PORT IN6 (859:966:1074)(835:925:1016))
          (PORT IN8 (393:450:508)(362:407:453))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x19y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1466:1663:1863)(1507:1692:1883))
          (PORT IN5 (384:447:511)(352:400:449))
          (PORT IN7 (750:861:973)(749:848:948))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1711:1897:2088)(1803:1976:2153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a385_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x24y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1423:1604:1791)(1449:1630:1814))
          (PORT IN7 (762:860:961)(761:852:946))
          (PORT IN8 (1631:1823:2015)(1730:1918:2112))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1448:1609:1772)(1531:1685:1843))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a387_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x22y34
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (557:638:721)(558:630:705))
          (PORT IN7 (1247:1417:1592)(1288:1457:1631))
          (PORT IN8 (570:661:754)(557:637:718))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x17y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:829:935)(724:819:917))
          (PORT IN7 (1097:1248:1402)(1161:1307:1458))
          (PORT IN8 (616:712:809)(608:693:779))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1878:2109:2345)(1971:2200:2435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a390_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x20y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1098:1220:1345)(1096:1198:1304))
          (PORT IN5 (1260:1408:1562)(1279:1413:1551))
          (PORT IN7 (955:1078:1204)(985:1099:1216))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x14y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1026:1133)(936:1041:1147))
          (PORT IN7 (1128:1275:1424)(1137:1279:1425))
          (PORT IN8 (862:989:1119)(882:1000:1120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1422:1576:1734)(1493:1635:1780))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a394_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x24y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (376:434:492)(346:391:438))
          (PORT IN6 (747:848:952)(742:835:930))
          (PORT IN8 (1950:2203:2460)(2013:2256:2504))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x22y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (767:861:958)(776:860:947))
          (PORT IN7 (752:863:976)(763:864:968))
          (PORT IN8 (1641:1815:1994)(1665:1826:1992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1910:2115:2324)(2016:2208:2404))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a397_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1731:1943:2160)(1788:1995:2205))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a398_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x18y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1423:1590)(1316:1468:1625))
          (PORT IN2 (1569:1759:1956)(1582:1763:1950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x20y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:644:728)(544:617:692))
          (PORT IN7 (602:679:759)(593:658:725))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2746:2972:3203)(2850:3062:3280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a403_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x19y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1505:1651:1801)(1585:1719:1857))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a404_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1634:1817:2005)(1753:1935:2121))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a409_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1819:2033:2250)(1904:2118:2337))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a410_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2029:2265:2506)(2147:2387:2631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a411_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2142:2375:2614)(2254:2473:2698))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a412_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2145:2394:2646)(2235:2475:2718))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a413_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1627:1788:1955)(1731:1887:2047))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a414_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1476:1620:1766)(1565:1700:1838))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a416_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1955:2165:2379)(2043:2233:2426))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a417_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1856:2049:2244)(1955:2135:2318))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a418_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2481:2681:2886)(2581:2761:2945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a437_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1584:1709)(1484:1587:1695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a438_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3195:3480:3771)(3379:3649:3927))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a439_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2708:2921:3140)(2842:3029:3221))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a440_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1960:2178:2399)(2088:2300:2517))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a441_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_/RAM_I1///    Pos: x34y59
 // C_////RAM_I2    Pos: x34y58
 // C_/RAM_I1///    Pos: x34y58
 // C_////RAM_I2    Pos: x34y57
 // C_/RAM_I1///    Pos: x34y57
 // C_////Bridge    Pos: x20y27
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a462_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1431:1614:1799)(1520:1696:1877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a463_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (605:689:775)(610:689:769))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x17y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a464_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:463:522)(372:420:470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x18y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a465_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1252:1424:1600)(1321:1486:1653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x15y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a466_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (732:845:959)(713:810:909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y32
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a467_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:1055:1177)(978:1093:1209))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x22y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a468_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (783:880:979)(808:899:993))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x15y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a469_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (539:623:707)(526:596:666))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x25y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a470_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1539:1731:1929)(1539:1708:1881))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x16y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a471_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1622:1811:2003)(1649:1832:2021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x26y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a472_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (555:628:702)(548:608:669))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x26y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a473_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1110:1248:1389)(1154:1287:1422))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x20y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a474_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1627:1816:2009)(1680:1868:2062))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x21y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a475_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1317:1469:1626)(1352:1492:1636))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x11y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a476_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1213:1359:1508)(1271:1404:1541))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x25y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a477_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1591:1818:2048)(1625:1834:2050))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x15y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a478_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1673:1870:2070)(1763:1943:2127))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x19y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a479_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1297:1467:1641)(1376:1545:1717))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x16y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a480_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1342:1481:1623)(1356:1478:1603))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x24y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a481_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1182:1346:1514)(1169:1311:1455))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x19y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a482_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1490:1645:1804)(1511:1646:1784))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x13y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a483_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (768:874:982)(781:880:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x24y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:808:914)(701:798:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x22y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1786:1979)(1630:1815:2004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a486_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (856:983:1114)(858:974:1093))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x21y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a487_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (931:1043:1158)(963:1066:1170))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x21y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a488_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (691:798:906)(671:763:857))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x16y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a489_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (933:1050:1170)(982:1098:1215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a490_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1375:1557:1742)(1402:1569:1742))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a491_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (406:465:525)(392:443:495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x15y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a492_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1388:1551)(1264:1416:1573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x23y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a493_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1616:1811:2011)(1710:1899:2094))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x20y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a494_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1731:1962:2197)(1791:2019:2251))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x20y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a495_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1107:1257:1408)(1164:1308:1456))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x18y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a496_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (382:443:506)(364:411:460))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x24y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a497_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1795:2002:2212)(1846:2045:2247))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x20y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a498_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1205:1367:1531)(1234:1380:1532))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x20y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a499_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1250:1398:1549)(1299:1444:1594))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x24y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a500_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1423:1608:1795)(1482:1664:1849))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x26y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a501_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1045:1160:1277)(1073:1174:1277))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          403/10      1  min:  100  max:  100
//          404/10      1  min:  100  max:  100
