

================================================================
== Vitis HLS Report for 'Mat2Axi_entry61'
================================================================
* Date:           Thu Mar 25 15:00:04 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 1.838 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      65|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_done          |   9|          2|    1|          2|
    |cols_out2_blk_n  |   9|          2|    1|          2|
    |cols_out_blk_n   |   9|          2|    1|          2|
    |dout_out_blk_n   |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    |rows_out1_blk_n  |   9|          2|    1|          2|
    |rows_out_blk_n   |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  63|         14|    7|         14|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_done           | out |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|start_out         | out |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|start_write       | out |    1| ap_ctrl_hs | Mat2Axi.entry61 | return value |
|dout              |  in |   64|   ap_none  |       dout      |    scalar    |
|rows              |  in |   32|   ap_none  |       rows      |    scalar    |
|cols              |  in |   32|   ap_none  |       cols      |    scalar    |
|dout_out_din      | out |   64|   ap_fifo  |     dout_out    |    pointer   |
|dout_out_full_n   |  in |    1|   ap_fifo  |     dout_out    |    pointer   |
|dout_out_write    | out |    1|   ap_fifo  |     dout_out    |    pointer   |
|rows_out_din      | out |   22|   ap_fifo  |     rows_out    |    pointer   |
|rows_out_full_n   |  in |    1|   ap_fifo  |     rows_out    |    pointer   |
|rows_out_write    | out |    1|   ap_fifo  |     rows_out    |    pointer   |
|rows_out1_din     | out |   32|   ap_fifo  |    rows_out1    |    pointer   |
|rows_out1_full_n  |  in |    1|   ap_fifo  |    rows_out1    |    pointer   |
|rows_out1_write   | out |    1|   ap_fifo  |    rows_out1    |    pointer   |
|cols_out_din      | out |   22|   ap_fifo  |     cols_out    |    pointer   |
|cols_out_full_n   |  in |    1|   ap_fifo  |     cols_out    |    pointer   |
|cols_out_write    | out |    1|   ap_fifo  |     cols_out    |    pointer   |
|cols_out2_din     | out |   32|   ap_fifo  |    cols_out2    |    pointer   |
|cols_out2_full_n  |  in |    1|   ap_fifo  |    cols_out2    |    pointer   |
|cols_out2_write   | out |    1|   ap_fifo  |    cols_out2    |    pointer   |
+------------------+-----+-----+------------+-----------------+--------------+

