var group___i2_c___f_i_f_o___c_t_r_l___r_e_g =
[
    [ "I2C_FIFO_CTRL_REG_s", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#struct_i2_c___f_i_f_o___c_t_r_l___r_e_g__s", [
      [ "rxfifo_en", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a5896bbe1e74b3475b437c3b22991e912", null ],
      [ "txfifo_en", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a3b945a41ad5fa9ae5ebe47f471eddd62", null ],
      [ "rsvd_0", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a991fe3b116f3c66d956eca69b53fd4d1", null ],
      [ "rxfifo_flush", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a34928f5e3e15c77a33c515e5f256a406", null ],
      [ "rsvd_1", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#af3b4e148363d2280b9f7086ee6ff6b5f", null ],
      [ "txfifo_flush", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#aafd4e07d7fa29559784a424cba88aa0e", null ]
    ] ],
    [ "I2C_FIFO_CTRL_u", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#union_i2_c___f_i_f_o___c_t_r_l__u", [
      [ "I2C_FIFO_CTRL_REG_s", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a0196ab1963d33616e08617e4996df86e", null ],
      [ "packed_byte", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a85d7a7ac757bbb834ca3d0be729f85d8", null ],
      [ "packed_hw", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a752ccb9043c7da5c37b8f5b31f5cde7a", null ],
      [ "packed_w", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a59114e65c85ed0e7853eab9ca7bbdf6b", null ]
    ] ]
];