// Seed: 4023837003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd56,
    parameter id_6 = 32'd1
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4
  );
  inout wire id_3;
  inout wire _id_2;
  bufif0 primCall (id_4, id_3, id_1);
  inout wire id_1;
  wire id_5, _id_6, id_7, id_8, id_9, id_10, id_11;
  wire [1 : id_2  ==  id_6] id_12;
endmodule
