module shifter( inp, shift_cntrl, shift_out);

input [31:0] inp;
input shift_cntrl;
output reg[31:0] shift_out;


always@(inp, shift_cntrl)
begin
	if(shift_cntrl)
		shift_out  = (inp << 1);
	else if(!shift_cntrl)
		shift_out  = inp;
	else
		shift_out = 32'hXXXX_XXXX;
end


endmodule 