/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [23:0] _01_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  reg [17:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [6:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_61z;
  wire celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_76z;
  wire [12:0] celloutsig_0_77z;
  wire [7:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  reg [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_1z[10] ? celloutsig_1_9z : celloutsig_1_7z;
  assign celloutsig_0_11z = celloutsig_0_0z ? celloutsig_0_10z[0] : celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_2z[6] ? celloutsig_0_24z[2] : celloutsig_0_25z[3];
  assign celloutsig_0_42z = ~((celloutsig_0_6z[6] | in_data[5]) & celloutsig_0_32z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[2] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_2z[3] | celloutsig_0_4z[2]) & celloutsig_0_5z);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_3z[7]);
  assign celloutsig_0_12z = celloutsig_0_10z[8] | ~(celloutsig_0_7z[2]);
  assign celloutsig_0_0z = in_data[48] | in_data[36];
  assign celloutsig_0_46z = celloutsig_0_14z[2] | celloutsig_0_16z[0];
  assign celloutsig_0_69z = celloutsig_0_35z | celloutsig_0_45z[2];
  assign celloutsig_1_5z = celloutsig_1_2z[5] | in_data[121];
  assign celloutsig_1_9z = celloutsig_1_1z[4] | celloutsig_1_3z;
  assign celloutsig_1_3z = ~(in_data[177] ^ celloutsig_1_1z[13]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_0_32z = ~(celloutsig_0_18z[20] ^ celloutsig_0_29z);
  assign celloutsig_0_47z = celloutsig_0_21z[8:0] + { celloutsig_0_15z[21:18], celloutsig_0_45z, celloutsig_0_11z };
  assign celloutsig_0_8z = in_data[55:46] + in_data[59:50];
  assign celloutsig_0_77z = { celloutsig_0_61z[13:2], celloutsig_0_1z } + { celloutsig_0_67z, celloutsig_0_55z, celloutsig_0_48z };
  assign celloutsig_1_0z = in_data[143:140] + in_data[187:184];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z } + celloutsig_0_8z;
  assign celloutsig_0_14z = { celloutsig_0_2z[4:3], celloutsig_0_5z } + { celloutsig_0_7z[5:4], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_2z[7:3], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z } + { in_data[14:12], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z[7:3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] };
  assign celloutsig_0_19z = celloutsig_0_8z[7:2] + celloutsig_0_8z[6:1];
  assign celloutsig_0_21z = { celloutsig_0_8z[9:2], celloutsig_0_7z } + { in_data[74:62], celloutsig_0_17z };
  assign celloutsig_0_24z = { celloutsig_0_16z[1:0], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z } + { celloutsig_0_2z[5], celloutsig_0_19z };
  reg [7:0] _28_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 8'h00;
    else _28_ <= { celloutsig_1_2z[4:1], celloutsig_1_0z };
  assign { _01_[8:3], _00_, _01_[1] } = _28_;
  assign celloutsig_0_49z = celloutsig_0_18z[16:11] / { 1'h1, celloutsig_0_10z[6:2] };
  assign celloutsig_0_51z = celloutsig_0_15z[5:1] / { 1'h1, celloutsig_0_46z, celloutsig_0_17z };
  assign celloutsig_0_1z = { in_data[22:10], celloutsig_0_0z } >= in_data[90:77];
  assign celloutsig_0_55z = { celloutsig_0_10z[2], celloutsig_0_30z } % { 1'h1, celloutsig_0_48z[3:0] };
  assign celloutsig_0_45z = celloutsig_0_27z[7] ? { celloutsig_0_30z[2:0], celloutsig_0_42z } : { celloutsig_0_16z[1], celloutsig_0_26z };
  assign celloutsig_0_35z = in_data[20:16] != in_data[30:26];
  assign celloutsig_0_67z = { celloutsig_0_47z[6:2], celloutsig_0_30z } != celloutsig_0_21z[9:1];
  assign celloutsig_0_9z = celloutsig_0_8z[3:0] != celloutsig_0_7z[6:3];
  assign celloutsig_0_27z = ~ celloutsig_0_18z[16:8];
  assign celloutsig_0_3z = ~ in_data[86:78];
  assign celloutsig_0_4z = { in_data[52], celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_48z = { celloutsig_0_7z[6:4], celloutsig_0_34z } >> { celloutsig_0_7z[7:6], celloutsig_0_23z };
  assign celloutsig_0_61z = { celloutsig_0_44z[5:1], celloutsig_0_16z, celloutsig_0_49z } >> { celloutsig_0_47z[3:0], celloutsig_0_51z, celloutsig_0_49z };
  assign celloutsig_0_7z = celloutsig_0_6z >> celloutsig_0_3z[8:1];
  assign celloutsig_0_76z = celloutsig_0_47z >> { celloutsig_0_10z[3], celloutsig_0_69z, celloutsig_0_48z };
  assign celloutsig_1_1z = { in_data[156:147], celloutsig_1_0z } >> in_data[179:166];
  assign celloutsig_1_19z = { _01_[8], celloutsig_1_7z, celloutsig_1_8z } >> _01_[5:3];
  assign celloutsig_0_17z = { celloutsig_0_6z[2:1], celloutsig_0_11z } >> celloutsig_0_6z[3:1];
  assign celloutsig_0_18z = celloutsig_0_15z[20:0] >> celloutsig_0_15z[21:1];
  assign celloutsig_0_16z = { celloutsig_0_7z[1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z } >>> celloutsig_0_15z[10:7];
  assign celloutsig_0_23z = celloutsig_0_3z[5:1] >>> { celloutsig_0_2z[4:3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] };
  assign celloutsig_0_26z = celloutsig_0_7z[4:2] >>> { celloutsig_0_7z[6:5], celloutsig_0_9z };
  assign celloutsig_0_34z = { celloutsig_0_21z[2:0], celloutsig_0_5z } - celloutsig_0_18z[20:17];
  assign celloutsig_0_6z = { in_data[62:56], celloutsig_0_5z } - { in_data[74:70], celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_44z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_44z = { celloutsig_0_15z[18:16], celloutsig_0_16z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_2z = in_data[113:100];
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 18'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_30z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_30z = in_data[74:71];
  assign celloutsig_0_2z[7:3] = ~ { in_data[68:65], celloutsig_0_0z };
  assign { _01_[23:9], _01_[2], _01_[0] } = { in_data[181:167], _00_, celloutsig_1_9z };
  assign celloutsig_0_2z[2:0] = { celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] };
  assign { out_data[128], out_data[98:96], out_data[40:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
