# Vyges IP Development Context

This project follows Vyges conventions for hardware IP development. See `.vyges-ai-context.json` for complete details.

## Key Conventions
- **Language**: SystemVerilog for RTL
- **Naming**: snake_case for modules/files, UPPER_SNAKE_CASE for parameters
- **Structure**: rtl/, tb/, flow/, test/, docs/ directories
- **Interfaces**: Standardized signals (clock_i, reset_n_i, etc.)
- **CLI**: Use vyges commands for project management

## Common Commands
- `vyges init --interactive` - Setup new project
- `vyges expand --analog` - Add analog components
- `vyges validate` - Check compliance
- `vyges generate rtl` - Generate from metadata

## AI Prompts
Use these prompts with Copilot:
- "Create SystemVerilog module following Vyges conventions"
- "Generate testbench with clock/reset following Vyges patterns"
- "Create README.md following Vyges documentation structure"
- "Validate this code for Vyges Catalog readiness" 