ISim log file
Running: C:\Xilinx\14.1\ISE_DS\vertex6_gtx_tx\ipcore_dir\vertex6_gtx_tx_component\simulation\functional\top_test_bench.exe -gui -tclbatch wave_isim.tcl -wdb wave_isim 
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
Time resolution is 1 ps
# wcfg new
# divider add FPGA 1 (Vertex 6) 
# divider add Frame Generator Module Data
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_gen/TX_DATA
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_gen/tx_data_bram_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_gen/tx_charisk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_gen/read_counter_i
# divider add Frame Checker Module Data
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/RX_DATA
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/bram_data_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/read_counter_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/begin_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/track_data_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/data_error_detected_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/start_of_packet_detected_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_frame_check/ERROR_COUNT
# divider add Reference Clocks From External
# wave add /TOP_TEST_BENCH/tx_refclk_p_r
# wave add /TOP_TEST_BENCH/tx_refclk_n_r
# wave add /TOP_TEST_BENCH/rx_refclk_p_r
# wave add /TOP_TEST_BENCH/rx_refclk_n_r
# divider add MGT (GTX Wrapper) clocks
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_txoutclk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/gtx0_txusrclk2_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/q0_clk0_refclk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/q0_clk0_refclk_i_bufg
# divider add Transmit Ports - TX Data Path interface
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXDATA_IN
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXOUTCLK_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXUSRCLK2_IN
# divider add Transmit Ports - 8b10b Encoder Control Ports
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXCHARISK_IN
# divider add Transmit Ports - TX Driver and OOB signaling
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXP_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/TXN_OUT
# divider add Receive Ports - RX Data Path interface
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/RXDATA_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/RXUSRCLK2_IN
# divider add Receive Ports - 8b10b Decoder
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/RXCHARISK_OUT
# divider add Receive Ports - RX Driver and OOB signalling
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/RXP_IN
# wave add /TOP_TEST_BENCH/vertex6_gtx_tx_component_top_i/vertex6_gtx_tx_component_i/gtx0_vertex6_gtx_tx_component_i/RXN_IN
# divider add FPGA 2
# divider add Frame Generator Module Data
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_gen/TX_DATA
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_gen/tx_data_bram_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_gen/tx_charisk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_gen/read_counter_i
# divider add Frame Checker Module Data
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/RX_DATA
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/bram_data_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/read_counter_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/begin_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/track_data_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/data_error_detected_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/start_of_packet_detected_r
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_frame_check/ERROR_COUNT
# divider add Reference Clocks from external
# wave add /TOP_TEST_BENCH/tx_refclk_p_r
# wave add /TOP_TEST_BENCH/tx_refclk_n_r
# wave add /TOP_TEST_BENCH/rx_refclk_p_r
# wave add /TOP_TEST_BENCH/rx_refclk_n_r
# divider add MGT (GTX Wrapper) clocks
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_txoutclk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/gtx0_txusrclk2_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/q0_clk0_refclk_i
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/q0_clk0_refclk_i_bufg
# divider add Transmit Ports - TX Data Path interface
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXDATA_IN
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXOUTCLK_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXUSRCLK2_IN
# divider add Transmit Ports - 8b10b Encoder Control Ports
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXCHARISK_IN
# divider add Transmit Ports - TX Driver and OOB signaling
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXP_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/TXN_OUT
# divider add Receive Ports - RX Data Path interface
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/RXDATA_OUT
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/RXUSRCLK2_IN
# divider add Receive Ports - 8b10b Decoder
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/RXCHARISK_OUT
# divider add Receive Ports - RX Driver and OOB signalling
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/RXP_IN
# wave add /TOP_TEST_BENCH/vertex6_gtx_rx_component_top_i/vertex6_gtx_rx_component_i/gtx0_vertex6_gtx_rx_component_i/RXN_IN
# run 53 us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
####### ERROR: TEST FAILED ! #######
Stopped at time : 52 us :  in File "C:/Xilinx/14.1/ISE_DS/vertex6_gtx_tx/ipcore_dir/vertex6_gtx_tx_component/simulation/top_test_bench.v" Line 180 
# quit
