Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Apr  4 11:32:29 2019
| Host         : ibaipc running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file version1_hw_wrapper_timing_summary_routed.rpt -rpx version1_hw_wrapper_timing_summary_routed.rpx
| Design       : version1_hw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 137 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.181        0.000                      0                  629        0.019        0.000                      0                  629        2.000        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_version1_hw_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_version1_hw_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                           {0.000 4.000}        8.000           125.000         
  clk_out1_version1_hw_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_version1_hw_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_version1_hw_clk_wiz_0_0         34.181        0.000                      0                  629        0.180        0.000                      0                  629       19.500        0.000                       0                   139  
  clkfbout_version1_hw_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_version1_hw_clk_wiz_0_0_1       34.194        0.000                      0                  629        0.180        0.000                      0                  629       19.500        0.000                       0                   139  
  clkfbout_version1_hw_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_version1_hw_clk_wiz_0_0_1  clk_out1_version1_hw_clk_wiz_0_0         34.181        0.000                      0                  629        0.019        0.000                      0                  629  
clk_out1_version1_hw_clk_wiz_0_0    clk_out1_version1_hw_clk_wiz_0_0_1       34.181        0.000                      0                  629        0.019        0.000                      0                  629  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_version1_hw_clk_wiz_0_0
  To Clock:  clk_out1_version1_hw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.181ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.890ns (17.628%)  route 4.159ns (82.372%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.487     3.761    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.885 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.483     4.368    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.511    38.679    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.152    
                         clock uncertainty           -0.160    38.992    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 34.181    

Slack (MET) :             34.314ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.890ns (18.084%)  route 4.031ns (81.916%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.292     3.566    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.690 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.551     4.241    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.517    38.685    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.158    
                         clock uncertainty           -0.160    38.998    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.555    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                 34.314    

Slack (MET) :             34.407ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.122ns (23.261%)  route 3.701ns (76.739%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.891     3.191    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.327     3.518 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.625     4.143    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.512    38.680    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.153    
                         clock uncertainty           -0.160    38.993    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.550    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                 34.407    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.122ns (24.278%)  route 3.500ns (75.722%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.821     3.121    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.327     3.448 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.493     3.941    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.521    38.689    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.162    
                         clock uncertainty           -0.160    39.002    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.559    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.122ns (23.451%)  route 3.662ns (76.549%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.659     2.959    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.327     3.286 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.818     4.104    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.540    38.708    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.622    39.330    
                         clock uncertainty           -0.160    39.169    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.726    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.689ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.122ns (24.670%)  route 3.426ns (75.330%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.898     3.198    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.327     3.525 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342     3.867    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.518    38.686    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.159    
                         clock uncertainty           -0.160    38.999    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.556    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 34.689    

Slack (MET) :             34.704ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.122ns (23.850%)  route 3.582ns (76.150%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.630     2.930    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.327     3.257 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.766     4.024    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.541    38.709    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.622    39.331    
                         clock uncertainty           -0.160    39.170    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.727    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                 34.704    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.122ns (24.973%)  route 3.371ns (75.027%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.702     3.002    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.327     3.329 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.483     3.812    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.523    38.691    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.164    
                         clock uncertainty           -0.160    39.004    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.561    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.890ns (20.033%)  route 3.553ns (79.967%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.880     3.154    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.484     3.762    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.522    38.690    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.163    
                         clock uncertainty           -0.160    39.003    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.560    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.704ns (15.529%)  route 3.830ns (84.471%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.661    -0.698    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X33Y52         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=8, routed)           1.135     0.893    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.017 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row[9]_i_1/O
                         net (fo=21, routed)          1.807     2.825    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.124     2.949 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.887     3.836    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_38
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.516    38.684    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.160    39.111    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.751    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 34.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.228    version1_hw_i/control_v1_0/U0/old_sw[3]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  version1_hw_i/control_v1_0/U0/x_t[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    version1_hw_i/control_v1_0/U0/p_1_in[7]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092    -0.363    version1_hw_i/control_v1_0/U0/x_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.847%)  route 0.175ns (48.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.047    -0.138 r  version1_hw_i/VGA_SYNC_0/U0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    version1_hw_i/VGA_SYNC_0/U0/plusOp[9]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.131    -0.357    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.918%)  route 0.300ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/Q
                         net (fo=12, routed)          0.300    -0.074    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.870    -0.693    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.268    -0.424    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.295    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  version1_hw_i/VGA_SYNC_0/U0/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    version1_hw_i/VGA_SYNC_0/U0/plusOp[8]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.121    -0.367    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.594%)  route 0.175ns (48.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X35Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.186    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[9]
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.245    -0.489    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.120    -0.369    version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.181    version1_hw_i/control_v1_0/U0/old_sw[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.136 r  version1_hw_i/control_v1_0/U0/x_t[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    version1_hw_i/control_v1_0/U0/p_1_in[5]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091    -0.364    version1_hw_i/control_v1_0/U0/x_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y48         FDRE                                         r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.153    version1_hw_i/control_v1_0/U0/new_sw[1]
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.066    -0.386    version1_hw_i/control_v1_0/U0/old_sw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.191    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  version1_hw_i/wr_memory_0/U0/j[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    version1_hw_i/wr_memory_0/U0/j[3]_i_2_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.380    version1_hw_i/wr_memory_0/U0/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.148    -0.189    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.144 r  version1_hw_i/wr_memory_0/U0/j[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    version1_hw_i/wr_memory_0/U0/j[2]_i_1_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.380    version1_hw_i/wr_memory_0/U0/j_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.159%)  route 0.576ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y54         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/Q
                         net (fo=12, routed)          0.576     0.238    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.876    -0.687    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.503    -0.184    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.001    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_version1_hw_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y58     version1_hw_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y58     version1_hw_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y55     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_37_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y55     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_44_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_version1_hw_clk_wiz_0_0
  To Clock:  clkfbout_version1_hw_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_version1_hw_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   version1_hw_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_version1_hw_clk_wiz_0_0_1
  To Clock:  clk_out1_version1_hw_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.194ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.890ns (17.628%)  route 4.159ns (82.372%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.487     3.761    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.885 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.483     4.368    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.511    38.679    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.152    
                         clock uncertainty           -0.147    39.005    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.562    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 34.194    

Slack (MET) :             34.327ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.890ns (18.084%)  route 4.031ns (81.916%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.292     3.566    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.690 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.551     4.241    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.517    38.685    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.158    
                         clock uncertainty           -0.147    39.011    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.568    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                 34.327    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.122ns (23.261%)  route 3.701ns (76.739%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.891     3.191    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.327     3.518 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.625     4.143    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.512    38.680    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.153    
                         clock uncertainty           -0.147    39.006    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.563    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             34.631ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.122ns (24.278%)  route 3.500ns (75.722%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.821     3.121    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.327     3.448 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.493     3.941    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.521    38.689    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.162    
                         clock uncertainty           -0.147    39.015    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.572    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 34.631    

Slack (MET) :             34.636ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.122ns (23.451%)  route 3.662ns (76.549%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.659     2.959    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.327     3.286 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.818     4.104    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.540    38.708    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.622    39.330    
                         clock uncertainty           -0.147    39.182    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.739    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.636    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.122ns (24.670%)  route 3.426ns (75.330%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.898     3.198    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.327     3.525 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342     3.867    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.518    38.686    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.159    
                         clock uncertainty           -0.147    39.012    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.569    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.717ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.122ns (23.850%)  route 3.582ns (76.150%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.630     2.930    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.327     3.257 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.766     4.024    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.541    38.709    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.622    39.331    
                         clock uncertainty           -0.147    39.183    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.740    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                 34.717    

Slack (MET) :             34.762ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.122ns (24.973%)  route 3.371ns (75.027%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.702     3.002    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.327     3.329 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.483     3.812    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.523    38.691    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.164    
                         clock uncertainty           -0.147    39.017    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.574    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 34.762    

Slack (MET) :             34.811ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.890ns (20.033%)  route 3.553ns (79.967%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.880     3.154    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.484     3.762    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.522    38.690    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.163    
                         clock uncertainty           -0.147    39.016    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.573    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 34.811    

Slack (MET) :             34.928ns  (required time - arrival time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.704ns (15.529%)  route 3.830ns (84.471%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.661    -0.698    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X33Y52         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=8, routed)           1.135     0.893    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.017 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row[9]_i_1/O
                         net (fo=21, routed)          1.807     2.825    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.124     2.949 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.887     3.836    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_38
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.516    38.684    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.147    39.124    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.764    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.764    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 34.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.228    version1_hw_i/control_v1_0/U0/old_sw[3]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  version1_hw_i/control_v1_0/U0/x_t[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    version1_hw_i/control_v1_0/U0/p_1_in[7]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092    -0.363    version1_hw_i/control_v1_0/U0/x_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.847%)  route 0.175ns (48.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.047    -0.138 r  version1_hw_i/VGA_SYNC_0/U0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    version1_hw_i/VGA_SYNC_0/U0/plusOp[9]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.131    -0.357    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.918%)  route 0.300ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/Q
                         net (fo=12, routed)          0.300    -0.074    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.870    -0.693    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.268    -0.424    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.295    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  version1_hw_i/VGA_SYNC_0/U0/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    version1_hw_i/VGA_SYNC_0/U0/plusOp[8]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.121    -0.367    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.594%)  route 0.175ns (48.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X35Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.186    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[9]
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.245    -0.489    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.120    -0.369    version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.181    version1_hw_i/control_v1_0/U0/old_sw[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.136 r  version1_hw_i/control_v1_0/U0/x_t[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    version1_hw_i/control_v1_0/U0/p_1_in[5]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091    -0.364    version1_hw_i/control_v1_0/U0/x_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y48         FDRE                                         r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.153    version1_hw_i/control_v1_0/U0/new_sw[1]
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.066    -0.386    version1_hw_i/control_v1_0/U0/old_sw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.191    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  version1_hw_i/wr_memory_0/U0/j[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    version1_hw_i/wr_memory_0/U0/j[3]_i_2_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.380    version1_hw_i/wr_memory_0/U0/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.148    -0.189    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.144 r  version1_hw_i/wr_memory_0/U0/j[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    version1_hw_i/wr_memory_0/U0/j[2]_i_1_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.380    version1_hw_i/wr_memory_0/U0/j_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.159%)  route 0.576ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y54         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/Q
                         net (fo=12, routed)          0.576     0.238    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.876    -0.687    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.503    -0.184    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.001    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_version1_hw_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y58     version1_hw_i/VGA_SYNC_0/U0/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y58     version1_hw_i/VGA_SYNC_0/U0/green_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y55     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_37_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y55     version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_44_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y51     version1_hw_i/VGA_SYNC_0/U0/h_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_version1_hw_clk_wiz_0_0_1
  To Clock:  clkfbout_version1_hw_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_version1_hw_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   version1_hw_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_version1_hw_clk_wiz_0_0_1
  To Clock:  clk_out1_version1_hw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.181ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.890ns (17.628%)  route 4.159ns (82.372%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.487     3.761    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.885 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.483     4.368    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.511    38.679    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.152    
                         clock uncertainty           -0.160    38.992    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 34.181    

Slack (MET) :             34.314ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.890ns (18.084%)  route 4.031ns (81.916%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.292     3.566    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.690 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.551     4.241    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.517    38.685    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.158    
                         clock uncertainty           -0.160    38.998    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.555    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                 34.314    

Slack (MET) :             34.407ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.122ns (23.261%)  route 3.701ns (76.739%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.891     3.191    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.327     3.518 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.625     4.143    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.512    38.680    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.153    
                         clock uncertainty           -0.160    38.993    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.550    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                 34.407    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.122ns (24.278%)  route 3.500ns (75.722%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.821     3.121    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.327     3.448 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.493     3.941    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.521    38.689    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.162    
                         clock uncertainty           -0.160    39.002    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.559    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.122ns (23.451%)  route 3.662ns (76.549%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.659     2.959    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.327     3.286 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.818     4.104    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.540    38.708    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.622    39.330    
                         clock uncertainty           -0.160    39.169    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.726    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.689ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.122ns (24.670%)  route 3.426ns (75.330%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.898     3.198    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.327     3.525 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342     3.867    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.518    38.686    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.159    
                         clock uncertainty           -0.160    38.999    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.556    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 34.689    

Slack (MET) :             34.704ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.122ns (23.850%)  route 3.582ns (76.150%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.630     2.930    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.327     3.257 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.766     4.024    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.541    38.709    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.622    39.331    
                         clock uncertainty           -0.160    39.170    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.727    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                 34.704    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.122ns (24.973%)  route 3.371ns (75.027%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.702     3.002    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.327     3.329 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.483     3.812    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.523    38.691    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.164    
                         clock uncertainty           -0.160    39.004    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.561    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.890ns (20.033%)  route 3.553ns (79.967%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.880     3.154    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.484     3.762    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.522    38.690    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.163    
                         clock uncertainty           -0.160    39.003    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.560    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.704ns (15.529%)  route 3.830ns (84.471%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.661    -0.698    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X33Y52         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=8, routed)           1.135     0.893    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.017 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row[9]_i_1/O
                         net (fo=21, routed)          1.807     2.825    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.124     2.949 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.887     3.836    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_38
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.516    38.684    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.160    39.111    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.751    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 34.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.228    version1_hw_i/control_v1_0/U0/old_sw[3]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  version1_hw_i/control_v1_0/U0/x_t[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    version1_hw_i/control_v1_0/U0/p_1_in[7]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.160    -0.295    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092    -0.203    version1_hw_i/control_v1_0/U0/x_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.847%)  route 0.175ns (48.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.047    -0.138 r  version1_hw_i/VGA_SYNC_0/U0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    version1_hw_i/VGA_SYNC_0/U0/plusOp[9]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.160    -0.327    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.131    -0.196    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.918%)  route 0.300ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/Q
                         net (fo=12, routed)          0.300    -0.074    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.870    -0.693    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.268    -0.424    
                         clock uncertainty            0.160    -0.264    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.135    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  version1_hw_i/VGA_SYNC_0/U0/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    version1_hw_i/VGA_SYNC_0/U0/plusOp[8]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.160    -0.327    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.121    -0.206    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.594%)  route 0.175ns (48.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X35Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.186    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[9]
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.245    -0.489    
                         clock uncertainty            0.160    -0.328    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.120    -0.208    version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.181    version1_hw_i/control_v1_0/U0/old_sw[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.136 r  version1_hw_i/control_v1_0/U0/x_t[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    version1_hw_i/control_v1_0/U0/p_1_in[5]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.160    -0.295    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091    -0.204    version1_hw_i/control_v1_0/U0/x_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y48         FDRE                                         r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.153    version1_hw_i/control_v1_0/U0/new_sw[1]
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                         clock pessimism              0.249    -0.452    
                         clock uncertainty            0.160    -0.292    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.066    -0.226    version1_hw_i/control_v1_0/U0/old_sw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.191    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  version1_hw_i/wr_memory_0/U0/j[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    version1_hw_i/wr_memory_0/U0/j[3]_i_2_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.219    version1_hw_i/wr_memory_0/U0/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.148    -0.189    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.144 r  version1_hw_i/wr_memory_0/U0/j[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    version1_hw_i/wr_memory_0/U0/j[2]_i_1_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.219    version1_hw_i/wr_memory_0/U0/j_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.159%)  route 0.576ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y54         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/Q
                         net (fo=12, routed)          0.576     0.238    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.876    -0.687    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.503    -0.184    
                         clock uncertainty            0.160    -0.024    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.159    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_version1_hw_clk_wiz_0_0
  To Clock:  clk_out1_version1_hw_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.181ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.890ns (17.628%)  route 4.159ns (82.372%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.487     3.761    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.885 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.483     4.368    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.511    38.679    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.152    
                         clock uncertainty           -0.160    38.992    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 34.181    

Slack (MET) :             34.314ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.890ns (18.084%)  route 4.031ns (81.916%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.685 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           1.292     3.566    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.690 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.551     4.241    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.517    38.685    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.158    
                         clock uncertainty           -0.160    38.998    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.555    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                 34.314    

Slack (MET) :             34.407ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.122ns (23.261%)  route 3.701ns (76.739%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.891     3.191    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.327     3.518 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.625     4.143    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.512    38.680    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.153    
                         clock uncertainty           -0.160    38.993    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.550    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                 34.407    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.122ns (24.278%)  route 3.500ns (75.722%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.821     3.121    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y57         LUT2 (Prop_lut2_I1_O)        0.327     3.448 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.493     3.941    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.521    38.689    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.473    39.162    
                         clock uncertainty           -0.160    39.002    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.559    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.122ns (23.451%)  route 3.662ns (76.549%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.708 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.659     2.959    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.327     3.286 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.818     4.104    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.540    38.708    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.622    39.330    
                         clock uncertainty           -0.160    39.169    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.726    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.689ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.122ns (24.670%)  route 3.426ns (75.330%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.686 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.898     3.198    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ENA
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.327     3.525 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342     3.867    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.518    38.686    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.159    
                         clock uncertainty           -0.160    38.999    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.556    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 34.689    

Slack (MET) :             34.704ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.122ns (23.850%)  route 3.582ns (76.150%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.630     2.930    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.327     3.257 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.766     4.024    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.541    38.709    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.622    39.331    
                         clock uncertainty           -0.160    39.170    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.727    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                 34.704    

Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.122ns (24.973%)  route 3.371ns (75.027%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.580     2.147    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.153     2.300 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=6, routed)           0.702     3.002    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.327     3.329 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.483     3.812    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.523    38.691    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.164    
                         clock uncertainty           -0.160    39.004    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.561    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.890ns (20.033%)  route 3.553ns (79.967%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.678    -0.681    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X34Y47         FDRE                                         r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  version1_hw_i/wr_memory_0/U0/FSM_sequential_st_write_reg[1]/Q
                         net (fo=34, routed)          1.605     1.442    version1_hw_i/wr_memory_0/U0/st_write[1]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  version1_hw_i/wr_memory_0/U0/we__0/O
                         net (fo=2, routed)           0.583     2.150    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.124     2.274 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=6, routed)           0.880     3.154    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.484     3.762    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.522    38.690    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.473    39.163    
                         clock uncertainty           -0.160    39.003    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.560    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@40.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.704ns (15.529%)  route 3.830ns (84.471%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.661    -0.698    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X33Y52         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.242 f  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[6]/Q
                         net (fo=8, routed)           1.135     0.893    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[6]
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.017 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row[9]_i_1/O
                         net (fo=21, routed)          1.807     2.825    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.124     2.949 r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.887     3.836    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_38
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         1.516    38.684    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.588    39.272    
                         clock uncertainty           -0.160    39.111    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.751    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 34.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.228    version1_hw_i/control_v1_0/U0/old_sw[3]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  version1_hw_i/control_v1_0/U0/x_t[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    version1_hw_i/control_v1_0/U0/p_1_in[7]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[8]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.160    -0.295    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092    -0.203    version1_hw_i/control_v1_0/U0/x_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.188ns (51.847%)  route 0.175ns (48.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.047    -0.138 r  version1_hw_i/VGA_SYNC_0/U0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    version1_hw_i/VGA_SYNC_0/U0/plusOp[9]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.160    -0.327    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.131    -0.196    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.918%)  route 0.300ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  version1_hw_i/VGA_SYNC_0/U0/pixel_column_reg[9]/Q
                         net (fo=12, routed)          0.300    -0.074    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.870    -0.693    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.268    -0.424    
                         clock uncertainty            0.160    -0.264    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129    -0.135    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.580%)  route 0.175ns (48.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X31Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.185    version1_hw_i/VGA_SYNC_0/U0/h_count_reg__0[7]
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  version1_hw_i/VGA_SYNC_0/U0/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    version1_hw_i/VGA_SYNC_0/U0/plusOp[8]
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X30Y51         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.160    -0.327    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.121    -0.206    version1_hw_i/VGA_SYNC_0/U0/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.594%)  route 0.175ns (48.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X35Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  version1_hw_i/VGA_SYNC_0/U0/v_count_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.186    version1_hw_i/VGA_SYNC_0/U0/v_count_reg__0[9]
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    version1_hw_i/VGA_SYNC_0/U0/vert_sync_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y53         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg/C
                         clock pessimism              0.245    -0.489    
                         clock uncertainty            0.160    -0.328    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.120    -0.208    version1_hw_i/VGA_SYNC_0/U0/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.181    version1_hw_i/control_v1_0/U0/old_sw[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.136 r  version1_hw_i/control_v1_0/U0/x_t[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    version1_hw_i/control_v1_0/U0/p_1_in[5]
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X36Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/x_t_reg[6]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.160    -0.295    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091    -0.204    version1_hw_i/control_v1_0/U0/x_t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.593    -0.468    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y48         FDRE                                         r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  version1_hw_i/control_v1_0/U0/new_sw_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.153    version1_hw_i/control_v1_0/U0/new_sw[1]
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.862    -0.701    version1_hw_i/control_v1_0/U0/clk_25
    SLICE_X37Y49         FDRE                                         r  version1_hw_i/control_v1_0/U0/old_sw_reg[1]/C
                         clock pessimism              0.249    -0.452    
                         clock uncertainty            0.160    -0.292    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.066    -0.226    version1_hw_i/control_v1_0/U0/old_sw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.146    -0.191    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  version1_hw_i/wr_memory_0/U0/j[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    version1_hw_i/wr_memory_0/U0/j[3]_i_2_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[3]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.219    version1_hw_i/wr_memory_0/U0/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 version1_hw_i/wr_memory_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/wr_memory_0/U0/j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.560    -0.501    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  version1_hw_i/wr_memory_0/U0/j_reg[0]/Q
                         net (fo=4, routed)           0.148    -0.189    version1_hw_i/wr_memory_0/U0/j[0]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.144 r  version1_hw_i/wr_memory_0/U0/j[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    version1_hw_i/wr_memory_0/U0/j[2]_i_1_n_1
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.829    -0.734    version1_hw_i/wr_memory_0/U0/clk_25
    SLICE_X32Y50         FDRE                                         r  version1_hw_i/wr_memory_0/U0/j_reg[2]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121    -0.219    version1_hw_i/wr_memory_0/U0/j_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_version1_hw_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_version1_hw_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_version1_hw_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_version1_hw_clk_wiz_0_0_1 rise@0.000ns - clk_out1_version1_hw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.159%)  route 0.576ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_version1_hw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.559    -0.502    version1_hw_i/VGA_SYNC_0/U0/clock_25Mhz
    SLICE_X34Y54         FDRE                                         r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  version1_hw_i/VGA_SYNC_0/U0/pixel_row_reg[6]/Q
                         net (fo=12, routed)          0.576     0.238    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_version1_hw_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    version1_hw_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  version1_hw_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    version1_hw_i/clk_wiz_0/inst/clk_in1_version1_hw_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  version1_hw_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    version1_hw_i/clk_wiz_0/inst/clk_out1_version1_hw_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  version1_hw_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=137, routed)         0.876    -0.687    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.503    -0.184    
                         clock uncertainty            0.160    -0.024    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.159    version1_hw_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.079    





