{
  "module_name": "targaddrs.h",
  "hash_id": "44470bde793a8abe6e32fbb759624a1f73d75aba361db48409873ba9df29aa17",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/targaddrs.h",
  "human_readable_source": " \n \n\n#ifndef __TARGADDRS_H__\n#define __TARGADDRS_H__\n\n#include \"hw.h\"\n\n \n#define QCA988X_HOST_INTEREST_ADDRESS    0x00400800\n#define HOST_INTEREST_MAX_SIZE          0x200\n\n \nstruct host_interest {\n\t \n\tu32 hi_app_host_interest;\t\t\t \n\n\t \n\tu32 hi_failure_state;\t\t\t\t \n\n\t \n\tu32 hi_dbglog_hdr;\t\t\t\t \n\n\tu32 hi_unused0c;\t\t\t\t \n\n\t \n\tu32 hi_option_flag;\t\t\t\t \n\n\t \n\tu32 hi_serial_enable;\t\t\t\t \n\n\t \n\tu32 hi_dset_list_head;\t\t\t\t \n\n\t \n\tu32 hi_app_start;\t\t\t\t \n\n\t \n\tu32 hi_skip_clock_init;\t\t\t\t \n\tu32 hi_core_clock_setting;\t\t\t \n\tu32 hi_cpu_clock_setting;\t\t\t \n\tu32 hi_system_sleep_setting;\t\t\t \n\tu32 hi_xtal_control_setting;\t\t\t \n\tu32 hi_pll_ctrl_setting_24ghz;\t\t\t \n\tu32 hi_pll_ctrl_setting_5ghz;\t\t\t \n\tu32 hi_ref_voltage_trim_setting;\t\t \n\tu32 hi_clock_info;\t\t\t\t \n\n\t \n\tu32 hi_be;\t\t\t\t\t \n\n\tu32 hi_stack;\t \t\t\t \n\tu32 hi_err_stack;  \t\t \n\tu32 hi_desired_cpu_speed_hz;\t\t\t \n\n\t \n\tu32 hi_board_data;\t\t\t\t \n\n\t \n\tu32 hi_board_data_initialized;\t\t\t \n\n\tu32 hi_dset_ram_index_table;\t\t\t \n\n\tu32 hi_desired_baud_rate;\t\t\t \n\tu32 hi_dbglog_config;\t\t\t\t \n\tu32 hi_end_ram_reserve_sz;\t\t\t \n\tu32 hi_mbox_io_block_sz;\t\t\t \n\n\tu32 hi_num_bpatch_streams;\t\t\t \n\tu32 hi_mbox_isr_yield_limit;\t\t\t \n\n\tu32 hi_refclk_hz;\t\t\t\t \n\tu32 hi_ext_clk_detected;\t\t\t \n\tu32 hi_dbg_uart_txpin;\t\t\t\t \n\tu32 hi_dbg_uart_rxpin;\t\t\t\t \n\tu32 hi_hci_uart_baud;\t\t\t\t \n\tu32 hi_hci_uart_pin_assignments;\t\t \n\n\tu32 hi_hci_uart_baud_scale_val;\t\t\t \n\tu32 hi_hci_uart_baud_step_val;\t\t\t \n\n\tu32 hi_allocram_start;\t\t\t\t \n\tu32 hi_allocram_sz;\t\t\t\t \n\tu32 hi_hci_bridge_flags;\t\t\t \n\tu32 hi_hci_uart_support_pins;\t\t\t \n\n\tu32 hi_hci_uart_pwr_mgmt_params;\t\t \n\n\t \n\t \n\tu32 hi_board_ext_data;\t\t\t\t \n\tu32 hi_board_ext_data_config;\t\t\t \n\t \n\t \n\tu32  hi_reset_flag;\t\t\t\t \n\t \n\tu32  hi_reset_flag_valid;\t\t\t \n\tu32 hi_hci_uart_pwr_mgmt_params_ext;\t\t \n\t \n\t \n\tu32 hi_acs_flags;\t\t\t\t \n\tu32 hi_console_flags;\t\t\t\t \n\tu32 hi_nvram_state;\t\t\t\t \n\tu32 hi_option_flag2;\t\t\t\t \n\n\t \n\tu32 hi_sw_version_override;\t\t\t \n\tu32 hi_abi_version_override;\t\t\t \n\n\t \n\tu32 hi_hp_rx_traffic_ratio;\t\t\t \n\n\t \n\tu32 hi_test_apps_related;\t\t\t \n\t \n\tu32 hi_ota_testscript;\t\t\t\t \n\t \n\tu32 hi_cal_data;\t\t\t\t \n\n\t \n\tu32 hi_pktlog_num_buffers;\t\t\t \n\n\t \n\tu32 hi_wow_ext_config;\t\t\t\t \n\tu32 hi_pwr_save_flags;\t\t\t\t \n\n\t \n\tu32 hi_smps_options;\t\t\t\t \n\n\t \n\tu32 hi_interconnect_state;\t\t\t \n\n\t \n\tu32 hi_coex_config;\t\t\t\t \n\n\t \n\tu32 hi_early_alloc;\t\t\t\t \n\t \n\t \n\t \n\t \n\tu32 hi_fw_swap;\t\t\t\t\t \n\n\t \n\tu32 hi_dynamic_mem_arenas_addr;\t\t\t \n\n\t \n\tu32 hi_dynamic_mem_allocated;\t\t\t \n\n\t \n\tu32 hi_dynamic_mem_remaining;\t\t\t \n\n\t \n\tu32 hi_dynamic_mem_track_max;\t\t\t \n\n\t \n\tu32 hi_minidump;\t\t\t\t \n\n\t \n\tu32 hi_bd_sig_key;\t\t\t\t \n} __packed;\n\n#define HI_ITEM(item)  offsetof(struct host_interest, item)\n\n \n\n \n#define HI_OPTION_TIMER_WAR         0x01\n \n#define HI_OPTION_BMI_CRED_LIMIT    0x02\n \n#define HI_OPTION_RELAY_DOT11_HDR   0x04\n \n#define HI_OPTION_MAC_ADDR_METHOD   0x08\n \n#define HI_OPTION_FW_BRIDGE         0x10\n \n#define HI_OPTION_ENABLE_PROFILE    0x20\n \n#define HI_OPTION_DISABLE_DBGLOG    0x40\n \n#define HI_OPTION_SKIP_ERA_TRACKING 0x80\n \n#define HI_OPTION_PAPRD_DISABLE     0x100\n#define HI_OPTION_NUM_DEV_LSB       0x200\n#define HI_OPTION_NUM_DEV_MSB       0x800\n#define HI_OPTION_DEV_MODE_LSB      0x1000\n#define HI_OPTION_DEV_MODE_MSB      0x8000000\n \n#define HI_OPTION_NO_LFT_STBL       0x10000000\n \n#define HI_OPTION_SKIP_REG_SCAN     0x20000000\n \n#define HI_OPTION_INIT_REG_SCAN     0x40000000\n\n \n#define HI_OPTION_SKIP_MEMMAP       0x80000000\n\n#define HI_OPTION_MAC_ADDR_METHOD_SHIFT 3\n\n \n#define HI_OPTION_FW_MODE_IBSS    0x0  \n#define HI_OPTION_FW_MODE_BSS_STA 0x1  \n#define HI_OPTION_FW_MODE_AP      0x2  \n#define HI_OPTION_FW_MODE_BT30AMP 0x3  \n\n \n#define HI_OPTION_FW_SUBMODE_NONE    0x0   \n#define HI_OPTION_FW_SUBMODE_P2PDEV  0x1   \n#define HI_OPTION_FW_SUBMODE_P2PCLIENT 0x2  \n#define HI_OPTION_FW_SUBMODE_P2PGO   0x3  \n\n \n#define HI_OPTION_NUM_DEV_MASK    0x7\n#define HI_OPTION_NUM_DEV_SHIFT   0x9\n\n \n#define HI_OPTION_FW_BRIDGE_SHIFT 0x04\n\n \n#define HI_OPTION_FW_MODE_BITS         0x2\n#define HI_OPTION_FW_MODE_MASK         0x3\n#define HI_OPTION_FW_MODE_SHIFT        0xC\n#define HI_OPTION_ALL_FW_MODE_MASK     0xFF\n\n#define HI_OPTION_FW_SUBMODE_BITS      0x2\n#define HI_OPTION_FW_SUBMODE_MASK      0x3\n#define HI_OPTION_FW_SUBMODE_SHIFT     0x14\n#define HI_OPTION_ALL_FW_SUBMODE_MASK  0xFF00\n#define HI_OPTION_ALL_FW_SUBMODE_SHIFT 0x8\n\n \n#define HI_OPTION_OFFLOAD_AMSDU     0x01\n#define HI_OPTION_DFS_SUPPORT       0x02  \n#define HI_OPTION_ENABLE_RFKILL     0x04  \n#define HI_OPTION_RADIO_RETENTION_DISABLE 0x08  \n#define HI_OPTION_EARLY_CFG_DONE    0x10  \n\n#define HI_OPTION_RF_KILL_SHIFT     0x2\n#define HI_OPTION_RF_KILL_MASK      0x1\n\n \n \n#define HI_RESET_FLAG_PRESERVE_APP_START         0x01\n \n#define HI_RESET_FLAG_PRESERVE_HOST_INTEREST     0x02\n \n#define HI_RESET_FLAG_PRESERVE_ROMDATA           0x04\n#define HI_RESET_FLAG_PRESERVE_NVRAM_STATE       0x08\n#define HI_RESET_FLAG_PRESERVE_BOOT_INFO         0x10\n#define HI_RESET_FLAG_WARM_RESET\t0x20\n\n \n#define HI_DESC_IN_FW_BIT\t0x01\n\n \n#define HI_RESET_FLAG_IS_VALID  0x12345678\n\n \n#define HI_ACS_FLAGS_ENABLED        (1 << 0)\n \n#define HI_ACS_FLAGS_USE_WWAN       (1 << 1)\n \n#define HI_ACS_FLAGS_TEST_VAP       (1 << 2)\n \n#define HI_ACS_FLAGS_SDIO_SWAP_MAILBOX_SET       (1 << 0)\n#define HI_ACS_FLAGS_SDIO_REDUCE_TX_COMPL_SET    (1 << 1)\n#define HI_ACS_FLAGS_ALT_DATA_CREDIT_SIZE        (1 << 2)\n#define HI_ACS_FLAGS_SDIO_SWAP_MAILBOX_FW_ACK    (1 << 16)\n#define HI_ACS_FLAGS_SDIO_REDUCE_TX_COMPL_FW_ACK (1 << 17)\n\n \n \n#define HI_OPTION_SDIO_CRASH_DUMP_ENHANCEMENT_HOST 0x400\n\n \n#define HI_OPTION_SDIO_CRASH_DUMP_ENHANCEMENT_FW   0x800\n\n \n\n#define HI_CONSOLE_FLAGS_ENABLE       (1 << 31)\n#define HI_CONSOLE_FLAGS_UART_MASK    (0x7)\n#define HI_CONSOLE_FLAGS_UART_SHIFT   0\n#define HI_CONSOLE_FLAGS_BAUD_SELECT  (1 << 3)\n\n \n#define HI_SMPS_ALLOW_MASK            (0x00000001)\n#define HI_SMPS_MODE_MASK             (0x00000002)\n#define HI_SMPS_MODE_STATIC           (0x00000000)\n#define HI_SMPS_MODE_DYNAMIC          (0x00000002)\n#define HI_SMPS_DISABLE_AUTO_MODE     (0x00000004)\n#define HI_SMPS_DATA_THRESH_MASK      (0x000007f8)\n#define HI_SMPS_DATA_THRESH_SHIFT     (3)\n#define HI_SMPS_RSSI_THRESH_MASK      (0x0007f800)\n#define HI_SMPS_RSSI_THRESH_SHIFT     (11)\n#define HI_SMPS_LOWPWR_CM_MASK        (0x00380000)\n#define HI_SMPS_LOWPWR_CM_SHIFT       (15)\n#define HI_SMPS_HIPWR_CM_MASK         (0x03c00000)\n#define HI_SMPS_HIPWR_CM_SHIFT        (19)\n\n \n\n#define HI_WOW_EXT_ENABLED_MASK        (1 << 31)\n#define HI_WOW_EXT_NUM_LIST_SHIFT      16\n#define HI_WOW_EXT_NUM_LIST_MASK       (0x3 << HI_WOW_EXT_NUM_LIST_SHIFT)\n#define HI_WOW_EXT_NUM_PATTERNS_SHIFT  9\n#define HI_WOW_EXT_NUM_PATTERNS_MASK   (0x7F << HI_WOW_EXT_NUM_PATTERNS_SHIFT)\n#define HI_WOW_EXT_PATTERN_SIZE_SHIFT  0\n#define HI_WOW_EXT_PATTERN_SIZE_MASK   (0x1FF << HI_WOW_EXT_PATTERN_SIZE_SHIFT)\n\n#define HI_WOW_EXT_MAKE_CONFIG(num_lists, count, size) \\\n\t((((num_lists) << HI_WOW_EXT_NUM_LIST_SHIFT) & \\\n\t\tHI_WOW_EXT_NUM_LIST_MASK) | \\\n\t(((count) << HI_WOW_EXT_NUM_PATTERNS_SHIFT) & \\\n\t\tHI_WOW_EXT_NUM_PATTERNS_MASK) | \\\n\t(((size) << HI_WOW_EXT_PATTERN_SIZE_SHIFT) & \\\n\t\tHI_WOW_EXT_PATTERN_SIZE_MASK))\n\n#define HI_WOW_EXT_GET_NUM_LISTS(config) \\\n\t(((config) & HI_WOW_EXT_NUM_LIST_MASK) >> HI_WOW_EXT_NUM_LIST_SHIFT)\n#define HI_WOW_EXT_GET_NUM_PATTERNS(config) \\\n\t(((config) & HI_WOW_EXT_NUM_PATTERNS_MASK) >> \\\n\t\tHI_WOW_EXT_NUM_PATTERNS_SHIFT)\n#define HI_WOW_EXT_GET_PATTERN_SIZE(config) \\\n\t(((config) & HI_WOW_EXT_PATTERN_SIZE_MASK) >> \\\n\t\tHI_WOW_EXT_PATTERN_SIZE_SHIFT)\n\n \n#define HI_EARLY_ALLOC_MAGIC\t\t0x6d8a\n#define HI_EARLY_ALLOC_MAGIC_MASK\t0xffff0000\n#define HI_EARLY_ALLOC_MAGIC_SHIFT\t16\n#define HI_EARLY_ALLOC_IRAM_BANKS_MASK\t0x0000000f\n#define HI_EARLY_ALLOC_IRAM_BANKS_SHIFT\t0\n\n#define HI_EARLY_ALLOC_VALID() \\\n\t((((HOST_INTEREST->hi_early_alloc) & HI_EARLY_ALLOC_MAGIC_MASK) >> \\\n\tHI_EARLY_ALLOC_MAGIC_SHIFT) == (HI_EARLY_ALLOC_MAGIC))\n#define HI_EARLY_ALLOC_GET_IRAM_BANKS() \\\n\t(((HOST_INTEREST->hi_early_alloc) & HI_EARLY_ALLOC_IRAM_BANKS_MASK) \\\n\t>> HI_EARLY_ALLOC_IRAM_BANKS_SHIFT)\n\n \n#define HI_PWR_SAVE_LPL_ENABLED   0x1\n \n \n \n#define HI_PWR_SAVE_LPL_DEV0_LSB   4\n#define HI_PWR_SAVE_LPL_DEV_MASK   0x3\n \n#define HI_LPL_ENABLED() \\\n\t((HOST_INTEREST->hi_pwr_save_flags & HI_PWR_SAVE_LPL_ENABLED))\n#define HI_DEV_LPL_TYPE_GET(_devix) \\\n\t(HOST_INTEREST->hi_pwr_save_flags & ((HI_PWR_SAVE_LPL_DEV_MASK) << \\\n\t (HI_PWR_SAVE_LPL_DEV0_LSB + (_devix) * 2)))\n\n#define HOST_INTEREST_SMPS_IS_ALLOWED() \\\n\t((HOST_INTEREST->hi_smps_options & HI_SMPS_ALLOW_MASK))\n\n \n#define QCA988X_BOARD_DATA_SZ     7168\n#define QCA988X_BOARD_EXT_DATA_SZ 0\n\n#define QCA9887_BOARD_DATA_SZ     7168\n#define QCA9887_BOARD_EXT_DATA_SZ 0\n\n#define QCA6174_BOARD_DATA_SZ     8192\n#define QCA6174_BOARD_EXT_DATA_SZ 0\n\n#define QCA9377_BOARD_DATA_SZ     QCA6174_BOARD_DATA_SZ\n#define QCA9377_BOARD_EXT_DATA_SZ 0\n\n#define QCA99X0_BOARD_DATA_SZ\t  12288\n#define QCA99X0_BOARD_EXT_DATA_SZ 0\n\n \n#define QCA99X0_EXT_BOARD_DATA_SZ 2048\n#define EXT_BOARD_ADDRESS_OFFSET 0x3000\n\n#define QCA4019_BOARD_DATA_SZ\t  12064\n#define QCA4019_BOARD_EXT_DATA_SZ 0\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}