/*
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 * The full GNU General Public License is included in this distribution
 * in the file called LICENSE.GPL.
 *
 * BSD LICENSE
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *   distribution.
 * * Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef _ABE_CM_ADDR_H_
#define _ABE_CM_ADDR_H_
#define init_CM_ADDR                                        0
#define init_CM_ADDR_END                                    310
#define init_CM_sizeof                                      311
#define C_Data_LSB_2_ADDR                                   311
#define C_Data_LSB_2_ADDR_END                               311
#define C_Data_LSB_2_sizeof                                 1
#define C_1_Alpha_ADDR                                      312
#define C_1_Alpha_ADDR_END                                  329
#define C_1_Alpha_sizeof                                    18
#define C_Alpha_ADDR                                        330
#define C_Alpha_ADDR_END                                    347
#define C_Alpha_sizeof                                      18
#define C_GainsWRamp_ADDR                                   348
#define C_GainsWRamp_ADDR_END                               361
#define C_GainsWRamp_sizeof                                 14
#define C_Gains_DL1M_ADDR                                   362
#define C_Gains_DL1M_ADDR_END                               365
#define C_Gains_DL1M_sizeof                                 4
#define C_Gains_DL2M_ADDR                                   366
#define C_Gains_DL2M_ADDR_END                               369
#define C_Gains_DL2M_sizeof                                 4
#define C_Gains_EchoM_ADDR                                  370
#define C_Gains_EchoM_ADDR_END                              371
#define C_Gains_EchoM_sizeof                                2
#define C_Gains_SDTM_ADDR                                   372
#define C_Gains_SDTM_ADDR_END                               373
#define C_Gains_SDTM_sizeof                                 2
#define C_Gains_VxRecM_ADDR                                 374
#define C_Gains_VxRecM_ADDR_END                             377
#define C_Gains_VxRecM_sizeof                               4
#define C_Gains_ULM_ADDR                                    378
#define C_Gains_ULM_ADDR_END                                381
#define C_Gains_ULM_sizeof                                  4
#define C_Gains_BTUL_ADDR                                   382
#define C_Gains_BTUL_ADDR_END                               383
#define C_Gains_BTUL_sizeof                                 2
#define C_SDT_Coefs_ADDR                                    384
#define C_SDT_Coefs_ADDR_END                                392
#define C_SDT_Coefs_sizeof                                  9
#define C_CoefASRC1_VX_ADDR                                 393
#define C_CoefASRC1_VX_ADDR_END                             411
#define C_CoefASRC1_VX_sizeof                               19
#define C_CoefASRC2_VX_ADDR                                 412
#define C_CoefASRC2_VX_ADDR_END                             430
#define C_CoefASRC2_VX_sizeof                               19
#define C_CoefASRC3_VX_ADDR                                 431
#define C_CoefASRC3_VX_ADDR_END                             449
#define C_CoefASRC3_VX_sizeof                               19
#define C_CoefASRC4_VX_ADDR                                 450
#define C_CoefASRC4_VX_ADDR_END                             468
#define C_CoefASRC4_VX_sizeof                               19
#define C_CoefASRC5_VX_ADDR                                 469
#define C_CoefASRC5_VX_ADDR_END                             487
#define C_CoefASRC5_VX_sizeof                               19
#define C_CoefASRC6_VX_ADDR                                 488
#define C_CoefASRC6_VX_ADDR_END                             506
#define C_CoefASRC6_VX_sizeof                               19
#define C_CoefASRC7_VX_ADDR                                 507
#define C_CoefASRC7_VX_ADDR_END                             525
#define C_CoefASRC7_VX_sizeof                               19
#define C_CoefASRC8_VX_ADDR                                 526
#define C_CoefASRC8_VX_ADDR_END                             544
#define C_CoefASRC8_VX_sizeof                               19
#define C_CoefASRC9_VX_ADDR                                 545
#define C_CoefASRC9_VX_ADDR_END                             563
#define C_CoefASRC9_VX_sizeof                               19
#define C_CoefASRC10_VX_ADDR                                564
#define C_CoefASRC10_VX_ADDR_END                            582
#define C_CoefASRC10_VX_sizeof                              19
#define C_CoefASRC11_VX_ADDR                                583
#define C_CoefASRC11_VX_ADDR_END                            601
#define C_CoefASRC11_VX_sizeof                              19
#define C_CoefASRC12_VX_ADDR                                602
#define C_CoefASRC12_VX_ADDR_END                            620
#define C_CoefASRC12_VX_sizeof                              19
#define C_CoefASRC13_VX_ADDR                                621
#define C_CoefASRC13_VX_ADDR_END                            639
#define C_CoefASRC13_VX_sizeof                              19
#define C_CoefASRC14_VX_ADDR                                640
#define C_CoefASRC14_VX_ADDR_END                            658
#define C_CoefASRC14_VX_sizeof                              19
#define C_CoefASRC15_VX_ADDR                                659
#define C_CoefASRC15_VX_ADDR_END                            677
#define C_CoefASRC15_VX_sizeof                              19
#define C_CoefASRC16_VX_ADDR                                678
#define C_CoefASRC16_VX_ADDR_END                            696
#define C_CoefASRC16_VX_sizeof                              19
#define C_AlphaCurrent_UL_VX_ADDR                           697
#define C_AlphaCurrent_UL_VX_ADDR_END                       697
#define C_AlphaCurrent_UL_VX_sizeof                         1
#define C_BetaCurrent_UL_VX_ADDR                            698
#define C_BetaCurrent_UL_VX_ADDR_END                        698
#define C_BetaCurrent_UL_VX_sizeof                          1
#define C_AlphaCurrent_DL_VX_ADDR                           699
#define C_AlphaCurrent_DL_VX_ADDR_END                       699
#define C_AlphaCurrent_DL_VX_sizeof                         1
#define C_BetaCurrent_DL_VX_ADDR                            700
#define C_BetaCurrent_DL_VX_ADDR_END                        700
#define C_BetaCurrent_DL_VX_sizeof                          1
#define C_CoefASRC1_MM_ADDR                                 701
#define C_CoefASRC1_MM_ADDR_END                             718
#define C_CoefASRC1_MM_sizeof                               18
#define C_CoefASRC2_MM_ADDR                                 719
#define C_CoefASRC2_MM_ADDR_END                             736
#define C_CoefASRC2_MM_sizeof                               18
#define C_CoefASRC3_MM_ADDR                                 737
#define C_CoefASRC3_MM_ADDR_END                             754
#define C_CoefASRC3_MM_sizeof                               18
#define C_CoefASRC4_MM_ADDR                                 755
#define C_CoefASRC4_MM_ADDR_END                             772
#define C_CoefASRC4_MM_sizeof                               18
#define C_CoefASRC5_MM_ADDR                                 773
#define C_CoefASRC5_MM_ADDR_END                             790
#define C_CoefASRC5_MM_sizeof                               18
#define C_CoefASRC6_MM_ADDR                                 791
#define C_CoefASRC6_MM_ADDR_END                             808
#define C_CoefASRC6_MM_sizeof                               18
#define C_CoefASRC7_MM_ADDR                                 809
#define C_CoefASRC7_MM_ADDR_END                             826
#define C_CoefASRC7_MM_sizeof                               18
#define C_CoefASRC8_MM_ADDR                                 827
#define C_CoefASRC8_MM_ADDR_END                             844
#define C_CoefASRC8_MM_sizeof                               18
#define C_CoefASRC9_MM_ADDR                                 845
#define C_CoefASRC9_MM_ADDR_END                             862
#define C_CoefASRC9_MM_sizeof                               18
#define C_CoefASRC10_MM_ADDR                                863
#define C_CoefASRC10_MM_ADDR_END                            880
#define C_CoefASRC10_MM_sizeof                              18
#define C_CoefASRC11_MM_ADDR                                881
#define C_CoefASRC11_MM_ADDR_END                            898
#define C_CoefASRC11_MM_sizeof                              18
#define C_CoefASRC12_MM_ADDR                                899
#define C_CoefASRC12_MM_ADDR_END                            916
#define C_CoefASRC12_MM_sizeof                              18
#define C_CoefASRC13_MM_ADDR                                917
#define C_CoefASRC13_MM_ADDR_END                            934
#define C_CoefASRC13_MM_sizeof                              18
#define C_CoefASRC14_MM_ADDR                                935
#define C_CoefASRC14_MM_ADDR_END                            952
#define C_CoefASRC14_MM_sizeof                              18
#define C_CoefASRC15_MM_ADDR                                953
#define C_CoefASRC15_MM_ADDR_END                            970
#define C_CoefASRC15_MM_sizeof                              18
#define C_CoefASRC16_MM_ADDR                                971
#define C_CoefASRC16_MM_ADDR_END                            988
#define C_CoefASRC16_MM_sizeof                              18
#define C_AlphaCurrent_MM_EXT_IN_ADDR                       989
#define C_AlphaCurrent_MM_EXT_IN_ADDR_END                   989
#define C_AlphaCurrent_MM_EXT_IN_sizeof                     1
#define C_BetaCurrent_MM_EXT_IN_ADDR                        990
#define C_BetaCurrent_MM_EXT_IN_ADDR_END                    990
#define C_BetaCurrent_MM_EXT_IN_sizeof                      1
#define C_DL2_L_Coefs_ADDR                                  991
#define C_DL2_L_Coefs_ADDR_END                              1015
#define C_DL2_L_Coefs_sizeof                                25
#define C_DL2_R_Coefs_ADDR                                  1016
#define C_DL2_R_Coefs_ADDR_END                              1040
#define C_DL2_R_Coefs_sizeof                                25
#define C_DL1_Coefs_ADDR                                    1041
#define C_DL1_Coefs_ADDR_END                                1065
#define C_DL1_Coefs_sizeof                                  25
#define C_SRC_3_LP_Coefs_ADDR                               1066
#define C_SRC_3_LP_Coefs_ADDR_END                           1078
#define C_SRC_3_LP_Coefs_sizeof                             13
#define C_SRC_3_LP_GAIN_Coefs_ADDR                          1079
#define C_SRC_3_LP_GAIN_Coefs_ADDR_END                      1091
#define C_SRC_3_LP_GAIN_Coefs_sizeof                        13
#define C_SRC_3_HP_Coefs_ADDR                               1092
#define C_SRC_3_HP_Coefs_ADDR_END                           1096
#define C_SRC_3_HP_Coefs_sizeof                             5
#define C_SRC_6_LP_Coefs_ADDR                               1097
#define C_SRC_6_LP_Coefs_ADDR_END                           1109
#define C_SRC_6_LP_Coefs_sizeof                             13
#define C_SRC_6_LP_GAIN_Coefs_ADDR                          1110
#define C_SRC_6_LP_GAIN_Coefs_ADDR_END                      1122
#define C_SRC_6_LP_GAIN_Coefs_sizeof                        13
#define C_SRC_6_HP_Coefs_ADDR                               1123
#define C_SRC_6_HP_Coefs_ADDR_END                           1129
#define C_SRC_6_HP_Coefs_sizeof                             7
#define C_APS_DL1_coeffs1_ADDR                              1130
#define C_APS_DL1_coeffs1_ADDR_END                          1138
#define C_APS_DL1_coeffs1_sizeof                            9
#define C_APS_DL1_M_coeffs2_ADDR                            1139
#define C_APS_DL1_M_coeffs2_ADDR_END                        1141
#define C_APS_DL1_M_coeffs2_sizeof                          3
#define C_APS_DL1_C_coeffs2_ADDR                            1142
#define C_APS_DL1_C_coeffs2_ADDR_END                        1144
#define C_APS_DL1_C_coeffs2_sizeof                          3
#define C_APS_DL2_L_coeffs1_ADDR                            1145
#define C_APS_DL2_L_coeffs1_ADDR_END                        1153
#define C_APS_DL2_L_coeffs1_sizeof                          9
#define C_APS_DL2_R_coeffs1_ADDR                            1154
#define C_APS_DL2_R_coeffs1_ADDR_END                        1162
#define C_APS_DL2_R_coeffs1_sizeof                          9
#define C_APS_DL2_L_M_coeffs2_ADDR                          1163
#define C_APS_DL2_L_M_coeffs2_ADDR_END                      1165
#define C_APS_DL2_L_M_coeffs2_sizeof                        3
#define C_APS_DL2_R_M_coeffs2_ADDR                          1166
#define C_APS_DL2_R_M_coeffs2_ADDR_END                      1168
#define C_APS_DL2_R_M_coeffs2_sizeof                        3
#define C_APS_DL2_L_C_coeffs2_ADDR                          1169
#define C_APS_DL2_L_C_coeffs2_ADDR_END                      1171
#define C_APS_DL2_L_C_coeffs2_sizeof                        3
#define C_APS_DL2_R_C_coeffs2_ADDR                          1172
#define C_APS_DL2_R_C_coeffs2_ADDR_END                      1174
#define C_APS_DL2_R_C_coeffs2_sizeof                        3
#define C_AlphaCurrent_ECHO_REF_ADDR                        1175
#define C_AlphaCurrent_ECHO_REF_ADDR_END                    1175
#define C_AlphaCurrent_ECHO_REF_sizeof                      1
#define C_BetaCurrent_ECHO_REF_ADDR                         1176
#define C_BetaCurrent_ECHO_REF_ADDR_END                     1176
#define C_BetaCurrent_ECHO_REF_sizeof                       1
#define C_APS_DL1_EQ_ADDR                                   1177
#define C_APS_DL1_EQ_ADDR_END                               1185
#define C_APS_DL1_EQ_sizeof                                 9
#define C_APS_DL2_L_EQ_ADDR                                 1186
#define C_APS_DL2_L_EQ_ADDR_END                             1194
#define C_APS_DL2_L_EQ_sizeof                               9
#define C_APS_DL2_R_EQ_ADDR                                 1195
#define C_APS_DL2_R_EQ_ADDR_END                             1203
#define C_APS_DL2_R_EQ_sizeof                               9
#define C_Vibra2_consts_ADDR                                1204
#define C_Vibra2_consts_ADDR_END                            1207
#define C_Vibra2_consts_sizeof                              4
#define C_Vibra1_coeffs_ADDR                                1208
#define C_Vibra1_coeffs_ADDR_END                            1218
#define C_Vibra1_coeffs_sizeof                              11
#define C_48_96_LP_Coefs_ADDR                               1219
#define C_48_96_LP_Coefs_ADDR_END                           1233
#define C_48_96_LP_Coefs_sizeof                             15
#define C_96_48_AMIC_Coefs_ADDR                             1234
#define C_96_48_AMIC_Coefs_ADDR_END                         1252
#define C_96_48_AMIC_Coefs_sizeof                           19
#define C_96_48_DMIC_Coefs_ADDR                             1253
#define C_96_48_DMIC_Coefs_ADDR_END                         1271
#define C_96_48_DMIC_Coefs_sizeof                           19
#define C_INPUT_SCALE_ADDR                                  1272
#define C_INPUT_SCALE_ADDR_END                              1272
#define C_INPUT_SCALE_sizeof                                1
#define C_OUTPUT_SCALE_ADDR                                 1273
#define C_OUTPUT_SCALE_ADDR_END                             1273
#define C_OUTPUT_SCALE_sizeof                               1
#define C_MUTE_SCALING_ADDR                                 1274
#define C_MUTE_SCALING_ADDR_END                             1274
#define C_MUTE_SCALING_sizeof                               1
#define C_GAINS_0DB_ADDR                                    1275
#define C_GAINS_0DB_ADDR_END                                1276
#define C_GAINS_0DB_sizeof                                  2
#define C_AlphaCurrent_BT_UL_ADDR                           1277
#define C_AlphaCurrent_BT_UL_ADDR_END                       1277
#define C_AlphaCurrent_BT_UL_sizeof                         1
#define C_BetaCurrent_BT_UL_ADDR                            1278
#define C_BetaCurrent_BT_UL_ADDR_END                        1278
#define C_BetaCurrent_BT_UL_sizeof                          1
#define C_AlphaCurrent_BT_DL_ADDR                           1279
#define C_AlphaCurrent_BT_DL_ADDR_END                       1279
#define C_AlphaCurrent_BT_DL_sizeof                         1
#define C_BetaCurrent_BT_DL_ADDR                            1280
#define C_BetaCurrent_BT_DL_ADDR_END                        1280
#define C_BetaCurrent_BT_DL_sizeof                          1
#endif /* _ABECM_ADDR_H_ */
