\doxysection{dram\+\_\+perf\+\_\+model\+\_\+readwrite.\+h}
\label{dram__perf__model__readwrite_8h_source}\index{common/performance\_model/dram\_perf\_model\_readwrite.h@{common/performance\_model/dram\_perf\_model\_readwrite.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#ifndef\ \_\_DRAM\_PERF\_MODEL\_READWRITE\_H\_\_}}
\DoxyCodeLine{00002\ \textcolor{preprocessor}{\#define\ \_\_DRAM\_PERF\_MODEL\_READWRITE\_H\_\_}}
\DoxyCodeLine{00003\ }
\DoxyCodeLine{00004\ \textcolor{preprocessor}{\#include\ "{}dram\_perf\_model.h"{}}}
\DoxyCodeLine{00005\ \textcolor{preprocessor}{\#include\ "{}queue\_model.h"{}}}
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#include\ "{}fixed\_types.h"{}}}
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#include\ "{}subsecond\_time.h"{}}}
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#include\ "{}dram\_cntlr\_interface.h"{}}}
\DoxyCodeLine{00009\ }
\DoxyCodeLine{00010\ \textcolor{keyword}{class\ }DramPerfModelReadWrite\ :\ \textcolor{keyword}{public}\ DramPerfModel}
\DoxyCodeLine{00011\ \{}
\DoxyCodeLine{00012\ \ \ \ \textcolor{keyword}{private}:}
\DoxyCodeLine{00013\ \ \ \ \ \ \ QueueModel*\ m\_queue\_model\_read;}
\DoxyCodeLine{00014\ \ \ \ \ \ \ QueueModel*\ m\_queue\_model\_write;}
\DoxyCodeLine{00015\ \ \ \ \ \ \ SubsecondTime\ m\_dram\_access\_cost;}
\DoxyCodeLine{00016\ \ \ \ \ \ \ ComponentBandwidth\ m\_dram\_bandwidth;}
\DoxyCodeLine{00017\ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ m\_shared\_readwrite;}
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \ \ \ \ \ \ SubsecondTime\ m\_total\_read\_queueing\_delay;}
\DoxyCodeLine{00020\ \ \ \ \ \ \ SubsecondTime\ m\_total\_write\_queueing\_delay;}
\DoxyCodeLine{00021\ \ \ \ \ \ \ SubsecondTime\ m\_total\_access\_latency;}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \ \ \ \textcolor{keyword}{public}:}
\DoxyCodeLine{00024\ \ \ \ \ \ \ DramPerfModelReadWrite(core\_id\_t\ core\_id,}
\DoxyCodeLine{00025\ \ \ \ \ \ \ \ \ \ \ \ \ UInt32\ cache\_block\_size);}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \ \ \ \ \ \ \string~DramPerfModelReadWrite();}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00029\ \ \ \ \ \ \ SubsecondTime\ getAccessLatency(SubsecondTime\ pkt\_time,\ UInt64\ pkt\_size,\ core\_id\_t\ requester,\ IntPtr\ address,\ DramCntlrInterface::access\_t\ access\_type,\ ShmemPerf\ *perf,\textcolor{keywordtype}{bool}\ is\_metadata);}
\DoxyCodeLine{00030\ \};}
\DoxyCodeLine{00031\ }
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_DRAM\_PERF\_MODEL\_READWRITE\_H\_\_\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
