==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'yuv_filter.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 198 ; free virtual = 4274
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 194 ; free virtual = 4274
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 193 ; free virtual = 4273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 325.777 ; gain = 12.582 ; free physical = 193 ; free virtual = 4274
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter.c:92:33) to (yuv_filter.c:92:27) in function 'yuv2rgb'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 172 ; free virtual = 4253
INFO: [XFORM 203-541] Flattening a loop nest 'YUV_SCALE_LOOP_X' (yuv_filter.c:129:29) in function 'yuv_scale'.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV2RGB_LOOP_X' (yuv_filter.c:89:29) in function 'yuv2rgb'.
INFO: [XFORM 203-541] Flattening a loop nest 'RGB2YUV_LOOP_X' (yuv_filter.c:49:29) in function 'rgb2yuv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 149 ; free virtual = 4233
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
WARNING: [SCHED 204-21] Estimated clock period (9.34ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_31', yuv_filter.c:59) (3.36 ns)
	'add' operation ('tmp7', yuv_filter.c:59) (3.02 ns)
	'add' operation ('tmp_33', yuv_filter.c:59) (2.96 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.77 seconds; current allocated memory: 89.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 89.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'yuv_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 90.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 90.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_13', yuv_filter.c:101) (3.36 ns)
	'add' operation ('tmp1', yuv_filter.c:101) (3.02 ns)
	'add' operation ('tmp_15', yuv_filter.c:101) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 90.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 91.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 91.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 91.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mul_8s_8ns_16_3' to 'yuv_filter_mul_8sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mul_8ns_8ns_16_3' to 'yuv_filter_mul_8ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mul_mul_16ns_16ns_32_1' to 'yuv_filter_mul_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_6ns_8ns_9ns_13_1' to 'yuv_filter_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_7s_8ns_16ns_16_1' to 'yuv_filter_mac_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8s_8ns_16ns_16_1' to 'yuv_filter_mac_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_8ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_8sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2yuv'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 92.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mul_8ns_8ns_15_3' to 'yuv_filter_mul_8nhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'yuv_filter_mul_mudEe' is changed to 'yuv_filter_mul_mudEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_8nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_scale'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 94.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mul_9s_8s_17_3' to 'yuv_filter_mul_9sibs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'yuv_filter_mul_mudEe' is changed to 'yuv_filter_mul_mudEe_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1' to 'yuv_filter_ama_adjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_10ns_8s_18s_18_1' to 'yuv_filter_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8s_8s_17ns_17_1' to 'yuv_filter_mac_mulbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_ama_adjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_9sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv2rgb'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 96.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/Y_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/U_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/V_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch1' to 'yuv_filter_p_yuv_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch2' to 'yuv_filter_p_yuv_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch3' to 'yuv_filter_p_yuv_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch1' to 'yuv_filter_p_scalpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch2' to 'yuv_filter_p_scalqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch3' to 'yuv_filter_p_scalrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 98.746 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'yuv_filter_mul_8sbkb_Mul3S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'yuv_filter_mul_8ncud_Mul3S_1'
INFO: [RTMG 210-282] Generating pipelined core: 'yuv_filter_mul_8nhbi_Mul3S_2'
INFO: [RTMG 210-282] Generating pipelined core: 'yuv_filter_mul_9sibs_Mul3S_3'
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_p_yuv_mb6_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 453.777 ; gain = 140.582 ; free physical = 134 ; free virtual = 4221
INFO: [SYSC 207-301] Generating SystemC RTL for yuv_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
INFO: [HLS 200-112] Total elapsed time: 6.52 seconds; peak allocated memory: 98.746 MB.
