{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 01:40:19 2023 " "Info: Processing started: Wed Aug 02 01:40:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task5_8inputmuxdemux -c task5_8inputmuxdemux " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task5_8inputmuxdemux -c task5_8inputmuxdemux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5_8inputmuxdemux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file task5_8inputmuxdemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 task5_8inputmuxdemux " "Info: Found entity 1: task5_8inputmuxdemux" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "task5_8inputmuxdemux " "Info: Elaborating entity \"task5_8inputmuxdemux\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f task5_8inputmuxdemux.v(18) " "Warning (10240): Verilog HDL Always Construct warning at task5_8inputmuxdemux.v(18): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f task5_8inputmuxdemux.v(11) " "Info (10041): Inferred latch for \"f\" at task5_8inputmuxdemux.v(11)" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "f\$latch " "Warning: Latch f\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 11 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "f\$latch " "Warning: LATCH primitive \"f\$latch\" is permanently enabled" {  } { { "task5_8inputmuxdemux.v" "" { Text "F:/Verilog Codes/exp3/task5_8inputmuxdemux/task5_8inputmuxdemux.v" 11 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info: Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info: Implemented 13 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 01:40:20 2023 " "Info: Processing ended: Wed Aug 02 01:40:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
