[Files List]
C:\lscc\diamond\3.8_x64\active-hdl\vlib\std/src/standard.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\std/src/textio.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/std_logic_1164.vhdl=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/std_logic_1164-body.vhdl=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/arith_p.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/arith_b.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\machxo2/src/MACHXO2COMP.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/timing_p_2000.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/timing_b_2000.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/prmtvs_p_2000.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\ieee/src/prmtvs_b_2000.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\machxo2/src/MACHXO2_SEQ.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/verif/tb/flash_model/xo2_flash.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/NP_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/CDCHK_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/PDCHK_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/NNP_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/DNEQ_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/POSCDAC_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/POSFFAC_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/sbnx4v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/nand2x2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/dffpsrqnx2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/invx8v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/vlov1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/vhiv1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_sbnx16v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_sbnx4v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/TGM2_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_mux21x2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/TGM4_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_mux41x2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_invx1v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_nand2ix2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_invx2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_and2x2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/LN4_UDP.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_dlatnsrqnx2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_sbnx2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_xor2x2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_BUFX4.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_MUX2X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_MUX4X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_INVX1.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_NAND2IX2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_INVX2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_AND2X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_DLAT_NLEV_CDN_PD_X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_BUFX2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_BUFX16.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_XOR2X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/sram_unit/sram_sed.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/sram_unit/sram_exec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/dw/DW_div_function.inc=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/sram_unit/sram_qual.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/sram_unit/sram_register.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/datap_unit/decompress/cfg_dec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/datap_unit/cfg_crc16.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/datap_unit/decompress/decompress_unit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_qual.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_logic.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_cmd_dec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_register.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_modal.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_fsm.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_qual.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_modal_1532.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_register.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_logic.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_inst_dec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_tap_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_register.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_bse.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_qual.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_logic.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_prog_wakeup.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_refresh.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_fifo.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_div.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/syncprqx2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/i2c_port.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_port.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_pdrv.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/spi_port.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_i2c.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/wbc_port.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_pdec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/mux21x2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/MUX2X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_div_smclk.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_data.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/njport_unit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_clk.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_sdm.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_cdm.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_pptc.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_ctrl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_dnld.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_exec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_qual.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_register.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/flash_unit/flash_block.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/clock_unit/config_core_clocks.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/sram_unit/sram_block.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/datap_unit/datap_unit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njtag_unit/njtag_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/jtag_unit/jtag_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_driver.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/tctrl_unit/cfg_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/njcdu_unit/cfg_cdu.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/invx4v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/aoi222x2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/top_unit/config_io.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/delc1x2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/sbnx1v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/delc3x2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/nor2ix2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/ANDabNX2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/top_unit/stdby_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/sbnx8v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/top_unit/config_core.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/top_unit/config_cntl.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/common/pipeline.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/hsc_oa22x2v1e.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/CKHS_OA22X2.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tech/BUFX4.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/common/noglitch_clkmux.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/wr_pulse.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/sci_register_bit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/sci_interrupt_bit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/sci_interrupt_neg.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/sci_pulse_bit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/sci/sci_mux.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/efb_sci/efb_sci.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tc/DW01_incdec.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/stdcells/poly/ss/verilog/sbnx2v1s.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/top/efb_top.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/rtl/top_unit/config_plus.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/efb_sci/efb_pll_sci.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/tc/tc_16bit.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/config/verif/tb/flash_model/flash_top.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/efb/rtl/top/efb_param.v=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\machxo2/src/gsr_pur_assign.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/EFB.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/cfg_gen.v=S
C:\lscc\diamond\3.8_x64\active-hdl/efb_src/default.rbt.v=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\machxo2/src/MACHXO2_CMB.vhd=S
C:\lscc\diamond\3.8_x64\active-hdl\vlib\machxo2/src/MACHXO2_IO.vhd=S
C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI/EFB_SPI.vhd=S
C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI/Test_Bench_EFB_SPI.vhd=S
