/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module fabric_test(\$auto$clkbufmap.cc:339:execute$439 , \$auto$rs_design_edit.cc:885:execute$448 , \$auto$rs_design_edit.cc:885:execute$449 , \$iopadmap$clk , \$iopadmap$data_o , \$iopadmap$en );
  input \$auto$clkbufmap.cc:339:execute$439 ;
  output \$auto$rs_design_edit.cc:885:execute$448 ;
  output \$auto$rs_design_edit.cc:885:execute$449 ;
  input \$iopadmap$clk ;
  output \$iopadmap$data_o ;
  input \$iopadmap$en ;
  (* keep = 32'h00000001 *)
  wire \$abc$186$lo0 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.65-342.67" *)
  wire \$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y ;
  wire \$auto$clkbufmap.cc:339:execute$439 ;
  wire \$auto$rs_design_edit.cc:885:execute$448 ;
  wire \$auto$rs_design_edit.cc:885:execute$449 ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$data_o ;
  wire \$iopadmap$en ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.12-342.69" *)
  DFFNRE \$abc$191$auto$blifparse.cc:377:parse_blif$192  (
    .C(\$auto$clkbufmap.cc:339:execute$439 ),
    .D(1'h1),
    .E(1'h1),
    .Q(\$abc$186$lo0 ),
    .R(\$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$433$auto$blifparse.cc:535:parse_blif$434  (
    .A({ \$iopadmap$en , \$abc$186$lo0  }),
    .Y(\$iopadmap$data_o )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$433$auto$blifparse.cc:535:parse_blif$435  (
    .A(\$iopadmap$clk ),
    .Y(\$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y )
  );
  assign \$auto$rs_design_edit.cc:885:execute$448  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$449  = 1'h1;
endmodule
