#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 30 12:12:38 2023
# Process ID: 9304
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8424 C:\2023\vicilogic\HDLGenTop\HDLGen\User_Projects\seq_FSM\threshold\VHDL\AMDprj\threshold.xpr
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj/vivado.log
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj/threshold.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj/threshold_TB_behav.wcfg
source threshold_TB.tcl
restart
run 21300 ns
restart
step
relaunch_sim
restart
step
add_bp {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} 144
add_bp {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} 145
run all
run all
run all
step
step
step
step
relaunch_sim
run all
run all
run all
run all
step
restart
relaunch_sim
run all
run all
remove_bps -file {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} -line 145
remove_bps -file {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} -line 144
add_bp {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} 148
add_bp {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} 147
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} -line 147
run all
step
step
step
relaunch_sim
relaunch_sim
run all
step
step
step
run all
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/testbench/threshold_tb.vhd} -line 148
run 21300 ns
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/VHDL/AMDprj/threshold_TB_behav.wcfg}
run all
relaunch_sim
run all
run all
step
run all
restart
run 25000 ns
relaunch_sim
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
