\doxysubsection{Status Codes}
\hypertarget{group__uartdrv__status__codes}{}\label{group__uartdrv__status__codes}\index{Status Codes@{Status Codes}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__uartdrv__status__codes_ga6a02414bd5d236de348307e033c63c8d}\label{group__uartdrv__status__codes_ga6a02414bd5d236de348307e033c63c8d} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+RXEN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em The receiver is enabled. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_ga0b27ddd2d05453dff2c3df5d001edd0e}\label{group__uartdrv__status__codes_ga0b27ddd2d05453dff2c3df5d001edd0e} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+TXEN}~(1 $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em The transmitter is enabled. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_ga7b573bb3467bd635486eb4799d33fee0}\label{group__uartdrv__status__codes_ga7b573bb3467bd635486eb4799d33fee0} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+RXBLOCK}~(1 $<$$<$ 3)
\begin{DoxyCompactList}\small\item\em The receiver is blocked; incoming frames will be discarded. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_ga621cdc332c4242305d3aa26bab29bdf4}\label{group__uartdrv__status__codes_ga621cdc332c4242305d3aa26bab29bdf4} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+TXTRI}~(1 $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em The transmitter is tristated. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_gafc884d2cf2e6cfde8a54f31175e87b56}\label{group__uartdrv__status__codes_gafc884d2cf2e6cfde8a54f31175e87b56} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+TXC}~(1 $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em A transmit operation is complete. No more data is available in the transmit buffer and shift register. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_ga38e1f873de1c17b7514274dc5ccacdd7}\label{group__uartdrv__status__codes_ga38e1f873de1c17b7514274dc5ccacdd7} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+TXBL}~(1 $<$$<$ 6)
\begin{DoxyCompactList}\small\item\em The transmit buffer is empty. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_gaba243ca92943580f517d8e26bf685eb4}\label{group__uartdrv__status__codes_gaba243ca92943580f517d8e26bf685eb4} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+RXDATAV}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Data is available in the receive buffer. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_gabdc7062aa9bb1a3ca7860a92377434fd}\label{group__uartdrv__status__codes_gabdc7062aa9bb1a3ca7860a92377434fd} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+RXFULL}~(1 $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em The receive buffer is full. \end{DoxyCompactList}\item 
\Hypertarget{group__uartdrv__status__codes_ga554f1d42d707fc8af445012d535127c6}\label{group__uartdrv__status__codes_ga554f1d42d707fc8af445012d535127c6} 
\#define {\bfseries UARTDRV\+\_\+\+STATUS\+\_\+\+TXIDLE}~(1 $<$$<$ 13)
\begin{DoxyCompactList}\small\item\em The transmitter is idle. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
