###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn92.it.auth.gr)
#  Generated on:      Tue Feb 10 22:01:20 2026
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Recovery Check with Pin mem_inst/rw_en_reg/CN 
Endpoint:   mem_inst/rw_en_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                 (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                      0.792
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.121
- Arrival Time                  4.510
= Slack Time                   60.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      --------------------------------------------------------------------
      Instance            Arc         Cell        Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                   rst_n ^     -           -      2.608    63.218  
      FE_OFC7_rst_n       A ^ -> Q ^  BUHDX2      1.885  4.493    65.104  
      mem_inst/rw_en_reg  RN ^        SDFFRQHDX1  0.017  4.510    65.121  
      --------------------------------------------------------------------
Path 2: MET Recovery Check with Pin mem_inst/registers_en_reg[1]/CN 
Endpoint:   mem_inst/registers_en_reg[1]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.105
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.020
- Arrival Time                  5.021
= Slack Time                   60.999
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    63.607  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    66.007  
      mem_inst/registers_en_reg[1]  SN ^        SDFFSQHDX1  0.013  5.021    66.020  
      ------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin mem_inst/registers_en_reg[6]/CN 
Endpoint:   mem_inst/registers_en_reg[6]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.104
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.019
- Arrival Time                  5.018
= Slack Time                   61.002
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    63.610  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    66.010  
      mem_inst/registers_en_reg[6]  SN ^        SDFFSQHDX1  0.010  5.018    66.019  
      ------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                     -0.079
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.991
- Arrival Time                  4.536
= Slack Time                   61.455
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.063  
      FE_OFC7_rst_n                  A ^ -> Q ^  BUHDX2      1.885  4.493    65.949  
      mem_inst/registers_en_reg[36]  SN ^        SDFFSQHDX1  0.043  4.536    65.991  
      -------------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin mem_inst/registers_en_reg[27]/CN 
Endpoint:   mem_inst/registers_en_reg[27]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.984
- Recovery                     -0.077
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.981
- Arrival Time                  4.516
= Slack Time                   61.465
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.073  
      FE_OFC7_rst_n                  A ^ -> Q ^  BUHDX2      1.885  4.493    65.958  
      mem_inst/registers_en_reg[27]  SN ^        SDFFSQHDX1  0.023  4.516    65.981  
      -------------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.079
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.993
- Arrival Time                  4.503
= Slack Time                   61.490
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.098  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      1.885  4.493    65.984  
      mem_inst/registers_en_reg[3]  SN ^        SDFFSQHDX1  0.009  4.503    65.993  
      ------------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin mem_inst/registers_en_reg[5]/CN 
Endpoint:   mem_inst/registers_en_reg[5]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.079
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.993
- Arrival Time                  4.502
= Slack Time                   61.491
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.099  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      1.885  4.493    65.984  
      mem_inst/registers_en_reg[5]  SN ^        SDFFSQHDX1  0.009  4.502    65.993  
      ------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin mem_inst/registers_en_reg[4]/CN 
Endpoint:   mem_inst/registers_en_reg[4]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.079
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.993
- Arrival Time                  4.502
= Slack Time                   61.491
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.099  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      1.885  4.493    65.985  
      mem_inst/registers_en_reg[4]  SN ^        SDFFSQHDX1  0.008  4.502    65.993  
      ------------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin mem_inst/registers_en_reg[23]/CN 
Endpoint:   mem_inst/registers_en_reg[23]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.983
- Recovery                     -0.074
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.977
- Arrival Time                  4.464
= Slack Time                   61.514
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.122  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      1.819  4.426    65.940  
      mem_inst/registers_en_reg[23]  SN ^        SDFFSQHDX1  0.037  4.464    65.977  
      -------------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin mem_inst/registers_en_reg[22]/CN 
Endpoint:   mem_inst/registers_en_reg[22]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.987
- Recovery                     -0.075
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.982
- Arrival Time                  4.464
= Slack Time                   61.517
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.125  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      1.819  4.426    65.944  
      mem_inst/registers_en_reg[22]  SN ^        SDFFSQHDX1  0.038  4.464    65.982  
      -------------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin mem_inst/registers_en_reg[18]/CN 
Endpoint:   mem_inst/registers_en_reg[18]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.988
- Recovery                     -0.075
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.983
- Arrival Time                  4.461
= Slack Time                   61.522
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.130  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      1.819  4.426    65.948  
      mem_inst/registers_en_reg[18]  SN ^        SDFFSQHDX1  0.034  4.461    65.983  
      -------------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin mem_inst/registers_en_reg[19]/CN 
Endpoint:   mem_inst/registers_en_reg[19]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.075
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.983
- Arrival Time                  4.460
= Slack Time                   61.523
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.131  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      1.819  4.427    65.949  
      mem_inst/registers_en_reg[19]  SN ^        SDFFSQHDX1  0.034  4.460    65.983  
      -------------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin mem_inst/registers_en_reg[0]/CN 
Endpoint:   mem_inst/registers_en_reg[0]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.073
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.988
- Arrival Time                  4.242
= Slack Time                   61.746
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.354  
      mem_inst/FE_OFC9_rst_n        A ^ -> Q ^  BUHDX2      1.629  4.237    65.983  
      mem_inst/registers_en_reg[0]  SN ^        SDFFSQHDX1  0.005  4.242    65.988  
      ------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin mem_inst/registers_en_reg[35]/CN 
Endpoint:   mem_inst/registers_en_reg[35]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.997
- Recovery                     -0.074
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.991
- Arrival Time                  4.244
= Slack Time                   61.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.355  
      mem_inst/FE_OFC9_rst_n         A ^ -> Q ^  BUHDX2      1.629  4.237    65.984  
      mem_inst/registers_en_reg[35]  SN ^        SDFFSQHDX1  0.007  4.244    65.991  
      -------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin mem_inst/registers_en_reg[34]/CN 
Endpoint:   mem_inst/registers_en_reg[34]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.997
- Recovery                     -0.074
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.991
- Arrival Time                  4.244
= Slack Time                   61.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.355  
      mem_inst/FE_OFC9_rst_n         A ^ -> Q ^  BUHDX2      1.629  4.237    65.984  
      mem_inst/registers_en_reg[34]  SN ^        SDFFSQHDX1  0.007  4.244    65.991  
      -------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin mem_inst/registers_en_reg[7]/CN 
Endpoint:   mem_inst/registers_en_reg[7]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.074
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.990
- Arrival Time                  4.242
= Slack Time                   61.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.356  
      mem_inst/FE_OFC9_rst_n        A ^ -> Q ^  BUHDX2      1.629  4.237    65.985  
      mem_inst/registers_en_reg[7]  SN ^        SDFFSQHDX1  0.004  4.242    65.990  
      ------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin mem_inst/registers_en_reg[11]/CN 
Endpoint:   mem_inst/registers_en_reg[11]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.986
- Arrival Time                  4.148
= Slack Time                   61.838
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.446  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.961  
      mem_inst/registers_en_reg[11]  SN ^        SDFFSQHDX1  0.025  4.148    65.986  
      -------------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin mem_inst/registers_en_reg[10]/CN 
Endpoint:   mem_inst/registers_en_reg[10]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.986
- Arrival Time                  4.148
= Slack Time                   61.838
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.446  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.961  
      mem_inst/registers_en_reg[10]  SN ^        SDFFSQHDX1  0.025  4.148    65.986  
      -------------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin mem_inst/registers_en_reg[13]/CN 
Endpoint:   mem_inst/registers_en_reg[13]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.148
= Slack Time                   61.838
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.446  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.962  
      mem_inst/registers_en_reg[13]  SN ^        SDFFSQHDX1  0.025  4.148    65.987  
      -------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin mem_inst/registers_en_reg[14]/CN 
Endpoint:   mem_inst/registers_en_reg[14]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.148
= Slack Time                   61.838
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.446  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.962  
      mem_inst/registers_en_reg[14]  SN ^        SDFFSQHDX1  0.025  4.148    65.987  
      -------------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin mem_inst/registers_en_reg[15]/CN 
Endpoint:   mem_inst/registers_en_reg[15]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.147
= Slack Time                   61.839
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.447  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.963  
      mem_inst/registers_en_reg[15]  SN ^        SDFFSQHDX1  0.024  4.147    65.987  
      -------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin mem_inst/registers_en_reg[20]/CN 
Endpoint:   mem_inst/registers_en_reg[20]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.985
- Arrival Time                  4.140
= Slack Time                   61.845
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.453  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.968  
      mem_inst/registers_en_reg[20]  SN ^        SDFFSQHDX1  0.017  4.140    65.985  
      -------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin mem_inst/registers_en_reg[17]/CN 
Endpoint:   mem_inst/registers_en_reg[17]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.994
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.985
- Arrival Time                  4.140
= Slack Time                   61.845
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.453  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.968  
      mem_inst/registers_en_reg[17]  SN ^        SDFFSQHDX1  0.016  4.140    65.985  
      -------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin mem_inst/registers_en_reg[16]/CN 
Endpoint:   mem_inst/registers_en_reg[16]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.986
- Arrival Time                  4.138
= Slack Time                   61.848
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.456  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.971  
      mem_inst/registers_en_reg[16]  SN ^        SDFFSQHDX1  0.015  4.138    65.986  
      -------------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin mem_inst/registers_en_reg[8]/CN 
Endpoint:   mem_inst/registers_en_reg[8]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.986
- Arrival Time                  4.138
= Slack Time                   61.848
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.456  
      mem_inst/FE_OFC0_rst_n        A ^ -> Q ^  BUHDX2      1.515  4.123    65.972  
      mem_inst/registers_en_reg[8]  SN ^        SDFFSQHDX1  0.014  4.138    65.986  
      ------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin mem_inst/registers_en_reg[12]/CN 
Endpoint:   mem_inst/registers_en_reg[12]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.138
= Slack Time                   61.849
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.457  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.972  
      mem_inst/registers_en_reg[12]  SN ^        SDFFSQHDX1  0.015  4.138    65.987  
      -------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin mem_inst/registers_en_reg[9]/CN 
Endpoint:   mem_inst/registers_en_reg[9]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.138
= Slack Time                   61.849
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.457  
      mem_inst/FE_OFC0_rst_n        A ^ -> Q ^  BUHDX2      1.515  4.123    65.972  
      mem_inst/registers_en_reg[9]  SN ^        SDFFSQHDX1  0.015  4.138    65.987  
      ------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin mem_inst/registers_en_reg[21]/CN 
Endpoint:   mem_inst/registers_en_reg[21]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.071
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.987
- Arrival Time                  4.135
= Slack Time                   61.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.460  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      1.515  4.123    65.975  
      mem_inst/registers_en_reg[21]  SN ^        SDFFSQHDX1  0.011  4.135    65.987  
      -------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin mem_inst/registers_en_reg[28]/CN 
Endpoint:   mem_inst/registers_en_reg[28]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.067
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.101
= Slack Time                   61.875
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.483  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.956  
      mem_inst/registers_en_reg[28]  SN ^        SDFFSQHDX1  0.020  4.101    65.976  
      -------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin mem_inst/registers_en_reg[24]/CN 
Endpoint:   mem_inst/registers_en_reg[24]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.977
- Arrival Time                  4.102
= Slack Time                   61.875
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.483  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.956  
      mem_inst/registers_en_reg[24]  SN ^        SDFFSQHDX1  0.021  4.102    65.977  
      -------------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin mem_inst/registers_en_reg[30]/CN 
Endpoint:   mem_inst/registers_en_reg[30]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.984
- Recovery                     -0.067
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.972
- Arrival Time                  4.095
= Slack Time                   61.876
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.484  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.957  
      mem_inst/registers_en_reg[30]  SN ^        SDFFSQHDX1  0.014  4.095    65.972  
      -------------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin mem_inst/registers_en_reg[25]/CN 
Endpoint:   mem_inst/registers_en_reg[25]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.992
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.980
- Arrival Time                  4.100
= Slack Time                   61.880
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.488  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.961  
      mem_inst/registers_en_reg[25]  SN ^        SDFFSQHDX1  0.019  4.100    65.980  
      -------------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin mem_inst/registers_en_reg[26]/CN 
Endpoint:   mem_inst/registers_en_reg[26]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.977
- Arrival Time                  4.096
= Slack Time                   61.881
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.489  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.962  
      mem_inst/registers_en_reg[26]  SN ^        SDFFSQHDX1  0.015  4.096    65.977  
      -------------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin mem_inst/registers_en_reg[31]/CN 
Endpoint:   mem_inst/registers_en_reg[31]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.067
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.094
= Slack Time                   61.882
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.490  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.963  
      mem_inst/registers_en_reg[31]  SN ^        SDFFSQHDX1  0.013  4.094    65.976  
      -------------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin mem_inst/registers_en_reg[29]/CN 
Endpoint:   mem_inst/registers_en_reg[29]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.989
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.977
- Arrival Time                  4.091
= Slack Time                   61.886
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.494  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      1.473  4.081    65.966  
      mem_inst/registers_en_reg[29]  SN ^        SDFFSQHDX1  0.010  4.091    65.977  
      -------------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin mem_inst/registers_en_reg[2]/CN 
Endpoint:   mem_inst/registers_en_reg[2]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.985
- Arrival Time                  4.028
= Slack Time                   61.957
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    64.565  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX2      1.413  4.021    65.978  
      mem_inst/registers_en_reg[2]  SN ^        SDFFSQHDX1  0.007  4.028    65.985  
      ------------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin mem_inst/registers_en_reg[33]/CN 
Endpoint:   mem_inst/registers_en_reg[33]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.996
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.985
- Arrival Time                  4.028
= Slack Time                   61.957
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.565  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.413  4.021    65.978  
      mem_inst/registers_en_reg[33]  SN ^        SDFFSQHDX1  0.006  4.028    65.985  
      -------------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin mem_inst/registers_en_reg[32]/CN 
Endpoint:   mem_inst/registers_en_reg[32]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.995
- Recovery                     -0.068
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.984
- Arrival Time                  4.026
= Slack Time                   61.958
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      2.608    64.566  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.413  4.021    65.979  
      mem_inst/registers_en_reg[32]  SN ^        SDFFSQHDX1  0.005  4.026    65.984  
      -------------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin mem_inst/registers_reg[2][5]/C 
Endpoint:   mem_inst/registers_reg[2][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.438
- Arrival Time                  5.022
= Slack Time                  119.416
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.024  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.424  
      mem_inst/registers_reg[2][5]  RN ^        SDFRRQHDX1  0.014  5.022    124.438  
      ------------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin mem_inst/Timer_EN_reg[2]/C 
Endpoint:   mem_inst/Timer_EN_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.438
- Arrival Time                  5.022
= Slack Time                  119.416
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      --------------------------------------------------------------------------
      Instance                  Arc         Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         rst_n ^     -           -      2.608    122.024  
      mem_inst/FE_OFC8_rst_n    A ^ -> Q ^  BUHDX1      2.400  5.008    124.424  
      mem_inst/Timer_EN_reg[2]  RN ^        SDFRRQHDX1  0.014  5.022    124.438  
      --------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin mem_inst/DAC_out_reg[2][2]/C 
Endpoint:   mem_inst/DAC_out_reg[2][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.474
- Recovery                      0.957
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.437
- Arrival Time                  5.019
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ----------------------------------------------------------------------------
      Instance                    Arc         Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                           rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n      A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/DAC_out_reg[2][2]  RN ^        SDFRRQHDX1  0.011  5.019    124.437  
      ----------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.021
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/registers_reg[5][3]  RN ^        SDFRRQHDX1  0.013  5.021    124.439  
      ------------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin mem_inst/registers_reg[2][7]/C 
Endpoint:   mem_inst/registers_reg[2][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.021
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/registers_reg[2][7]  RN ^        SDFRRQHDX1  0.013  5.021    124.439  
      ------------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin mem_inst/registers_reg[0][7]/C 
Endpoint:   mem_inst/registers_reg[0][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.021
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/registers_reg[0][7]  RN ^        SDFRRQHDX1  0.013  5.021    124.439  
      ------------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin mem_inst/registers_reg[1][7]/C 
Endpoint:   mem_inst/registers_reg[1][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.021
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/registers_reg[1][7]  RN ^        SDFRRQHDX1  0.013  5.021    124.439  
      ------------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.478
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.438
- Arrival Time                  5.020
= Slack Time                  119.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.026  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.426  
      mem_inst/registers_reg[3][5]  RN ^        SDFRRQHDX1  0.011  5.020    124.438  
      ------------------------------------------------------------------------------
Path 47: MET Recovery Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.438
- Arrival Time                  5.020
= Slack Time                  119.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.027  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.427  
      mem_inst/registers_reg[3][0]  RN ^        SDFRRQHDX1  0.011  5.020    124.438  
      ------------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.020
= Slack Time                  119.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.027  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.427  
      mem_inst/registers_reg[3][7]  RN ^        SDFRRQHDX1  0.011  5.020    124.439  
      ------------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin mem_inst/DAC_out_reg[2][7]/C 
Endpoint:   mem_inst/DAC_out_reg[2][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.476
- Recovery                      0.957
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.439
- Arrival Time                  5.020
= Slack Time                  119.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ----------------------------------------------------------------------------
      Instance                    Arc         Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                           rst_n ^     -           -      2.608    122.027  
      mem_inst/FE_OFC8_rst_n      A ^ -> Q ^  BUHDX1      2.400  5.008    124.427  
      mem_inst/DAC_out_reg[2][7]  RN ^        SDFRRQHDX1  0.012  5.020    124.439  
      ----------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Recovery                      0.960
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.438
- Arrival Time                  5.019
= Slack Time                  119.420
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.108
     = Beginpoint Arrival Time            2.608
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      2.608    122.028  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      2.400  5.008    124.428  
      mem_inst/registers_reg[5][1]  RN ^        SDFRRQHDX1  0.010  5.019    124.438  
      ------------------------------------------------------------------------------
Path 1: MET Setup Check with Pin mem_inst/registers_reg[16][4]/C 
Endpoint:   mem_inst/registers_reg[16][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.469
- Setup                         0.484
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.905
- Arrival Time                 71.932
= Slack Time                   52.973
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.948  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.914  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.331  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.571  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.120  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.704  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.943  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.351  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.415  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.698  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.562  
      mem_inst/g9200__6417           S ^ -> Q v   MU2HDX0     0.342  71.932   124.905  
      mem_inst/registers_reg[16][4]  D v          SDFRRQHDX1  0.000  71.932   124.905  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mem_inst/registers_reg[16][1]/C 
Endpoint:   mem_inst/registers_reg[16][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.483
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.906
- Arrival Time                 71.928
= Slack Time                   52.978
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.954  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.920  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.336  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.577  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.125  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.710  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.948  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.356  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.421  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.703  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.568  
      mem_inst/g9199__7410           S ^ -> Q v   MU2HDX0     0.338  71.928   124.906  
      mem_inst/registers_reg[16][1]  D v          SDFRRQHDX1  0.000  71.928   124.906  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mem_inst/registers_reg[10][4]/C 
Endpoint:   mem_inst/registers_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
- Setup                         0.482
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.922
- Arrival Time                 71.938
= Slack Time                   52.984
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.959  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.925  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.342  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.582  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.131  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.715  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.954  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.362  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.426  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.709  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.572  
      mem_inst/g9191__7482           S ^ -> Q v   MU2HDX0     0.350  71.938   124.922  
      mem_inst/registers_reg[10][4]  D v          SDFRRQHDX1  0.000  71.938   124.922  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mem_inst/registers_reg[16][7]/C 
Endpoint:   mem_inst/registers_reg[16][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.482
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.933
= Slack Time                   52.985
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.960  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.926  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.343  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.583  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.131  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.716  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.955  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.362  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.427  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.709  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.574  
      mem_inst/g9203__5107           S ^ -> Q v   MU2HDX0     0.343  71.933   124.917  
      mem_inst/registers_reg[16][7]  D v          SDFRRQHDX1  0.000  71.933   124.917  
      --------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mem_inst/registers_reg[16][6]/C 
Endpoint:   mem_inst/registers_reg[16][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.930
= Slack Time                   52.987
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.962  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.929  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.345  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.586  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.134  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.718  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.957  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.365  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.429  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.712  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.577  
      mem_inst/g9202__2398           S ^ -> Q v   MU2HDX0     0.341  71.930   124.917  
      mem_inst/registers_reg[16][6]  D v          SDFRRQHDX1  0.000  71.930   124.917  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mem_inst/registers_reg[16][0]/C 
Endpoint:   mem_inst/registers_reg[16][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.929
= Slack Time                   52.989
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.964  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.930  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.347  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.587  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.135  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.720  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.959  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.366  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.431  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.713  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.578  
      mem_inst/g9196__2883           S ^ -> Q v   MU2HDX0     0.340  71.929   124.918  
      mem_inst/registers_reg[16][0]  D v          SDFRRQHDX1  0.000  71.929   124.918  
      --------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mem_inst/registers_reg[16][3]/C 
Endpoint:   mem_inst/registers_reg[16][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.478
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.926
= Slack Time                   52.992
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.967  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.934  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.350  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.590  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.139  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.723  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.962  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.370  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.434  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.717  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.582  
      mem_inst/g9198__1666           S ^ -> Q v   MU2HDX0     0.337  71.926   124.918  
      mem_inst/registers_reg[16][3]  D v          SDFRRQHDX1  0.000  71.926   124.918  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.485
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.904
- Arrival Time                 71.912
= Slack Time                   52.993
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.968  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.934  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.350  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.591  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.139  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.724  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.963  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.370  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.376  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.663  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.555  
      mem_inst/g9172__6417           S ^ -> Q v   MU2HDX0     0.349  71.912   124.904  
      mem_inst/registers_reg[17][1]  D v          SDFRRQHDX1  0.000  71.912   124.904  
      --------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mem_inst/registers_reg[10][1]/C 
Endpoint:   mem_inst/registers_reg[10][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.932
= Slack Time                   52.994
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.969  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.935  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.352  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.592  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.140  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.725  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.964  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.371  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.436  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.718  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.582  
      mem_inst/g9189__1881           S ^ -> Q v   MU2HDX0     0.343  71.932   124.925  
      mem_inst/registers_reg[10][1]  D v          SDFRRQHDX1  0.000  71.932   124.925  
      --------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mem_inst/registers_reg[16][2]/C 
Endpoint:   mem_inst/registers_reg[16][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.924
= Slack Time                   52.995
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.970  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.937  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.353  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.593  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.142  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.726  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.965  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.373  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.437  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.720  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.585  
      mem_inst/g9197__2346           S ^ -> Q v   MU2HDX0     0.334  71.924   124.919  
      mem_inst/registers_reg[16][2]  D v          SDFRRQHDX1  0.000  71.924   124.919  
      --------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mem_inst/registers_reg[10][6]/C 
Endpoint:   mem_inst/registers_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.929
= Slack Time                   52.996
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.971  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.937  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.354  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.594  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.142  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.727  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.966  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.373  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.438  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.720  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.584  
      mem_inst/g9194__9315           S ^ -> Q v   MU2HDX0     0.341  71.929   124.925  
      mem_inst/registers_reg[10][6]  D v          SDFRRQHDX1  0.000  71.929   124.925  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mem_inst/registers_reg[10][3]/C 
Endpoint:   mem_inst/registers_reg[10][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.482
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.923
- Arrival Time                 71.924
= Slack Time                   52.999
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.974  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.940  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.357  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.597  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.146  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.730  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.969  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.376  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.441  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.724  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.587  
      mem_inst/g9190__5115           S ^ -> Q v   MU2HDX0     0.336  71.924   124.923  
      mem_inst/registers_reg[10][3]  D v          SDFRRQHDX1  0.000  71.924   124.923  
      --------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin mem_inst/registers_reg[16][5]/C 
Endpoint:   mem_inst/registers_reg[16][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.920
- Arrival Time                 71.921
= Slack Time                   52.999
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.974  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.940  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.357  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.597  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.146  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.730  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.969  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.377  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.441  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.724  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     0.865  71.589   124.588  
      mem_inst/g9201__5477           S ^ -> Q v   MU2HDX0     0.331  71.921   124.920  
      mem_inst/registers_reg[16][5]  D v          SDFRRQHDX1  0.000  71.921   124.920  
      --------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mem_inst/registers_reg[10][7]/C 
Endpoint:   mem_inst/registers_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.482
- Setup                         0.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.923
- Arrival Time                 71.922
= Slack Time                   53.002
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.977  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.943  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.360  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.600  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.148  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.733  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.972  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.379  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.444  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.726  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.590  
      mem_inst/g9195__9945           S ^ -> Q v   MU2HDX0     0.333  71.922   124.923  
      mem_inst/registers_reg[10][7]  D v          SDFRRQHDX1  0.000  71.922   124.923  
      --------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mem_inst/registers_reg[10][0]/C 
Endpoint:   mem_inst/registers_reg[10][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.926
- Arrival Time                 71.923
= Slack Time                   53.003
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.978  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.944  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.361  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.601  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.150  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.734  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.973  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.380  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.445  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.728  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.591  
      mem_inst/g9188__6131           S ^ -> Q v   MU2HDX0     0.335  71.923   124.926  
      mem_inst/registers_reg[10][0]  D v          SDFRRQHDX1  0.000  71.923   124.926  
      --------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin mem_inst/registers_reg[10][2]/C 
Endpoint:   mem_inst/registers_reg[10][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.922
= Slack Time                   53.003
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.978  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.945  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.361  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.602  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.150  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.734  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.973  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.381  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.445  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.728  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.591  
      mem_inst/g9192__4733           S ^ -> Q v   MU2HDX0     0.334  71.922   124.925  
      mem_inst/registers_reg[10][2]  D v          SDFRRQHDX1  0.000  71.922   124.925  
      --------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin mem_inst/registers_reg[17][4]/C 
Endpoint:   mem_inst/registers_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.468
- Setup                         0.483
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.906
- Arrival Time                 71.901
= Slack Time                   53.005
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.980  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.946  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.363  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.603  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.151  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.736  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.975  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.382  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.388  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.675  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.567  
      mem_inst/g9176__6260           S ^ -> Q v   MU2HDX0     0.339  71.901   124.906  
      mem_inst/registers_reg[17][4]  D v          SDFRRQHDX1  0.000  71.901   124.906  
      --------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin mem_inst/registers_reg[10][5]/C 
Endpoint:   mem_inst/registers_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.927
- Arrival Time                 71.921
= Slack Time                   53.005
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.980  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.947  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.363  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.604  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.152  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.736  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.975  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.383  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.065  70.442   123.447  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.283  70.725   123.730  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     0.863  71.588   124.593  
      mem_inst/g9193__6161           S ^ -> Q v   MU2HDX0     0.333  71.921   124.927  
      mem_inst/registers_reg[10][5]  D v          SDFRRQHDX1  0.000  71.921   124.927  
      --------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin mem_inst/registers_reg[17][0]/C 
Endpoint:   mem_inst/registers_reg[17][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.482
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.908
= Slack Time                   53.009
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.984  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.951  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.367  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.607  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.156  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.740  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.979  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.387  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.393  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.680  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.571  
      mem_inst/g9174__2398           S ^ -> Q v   MU2HDX0     0.346  71.908   124.917  
      mem_inst/registers_reg[17][0]  D v          SDFRRQHDX1  0.000  71.908   124.917  
      --------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mem_inst/registers_reg[17][7]/C 
Endpoint:   mem_inst/registers_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.904
= Slack Time                   53.014
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.989  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.956  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.372  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.612  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.161  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.745  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.984  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.392  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.398  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.685  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.576  
      mem_inst/g9179__5526           S ^ -> Q v   MU2HDX0     0.342  71.904   124.918  
      mem_inst/registers_reg[17][7]  D v          SDFRRQHDX1  0.000  71.904   124.918  
      --------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin mem_inst/registers_reg[17][5]/C 
Endpoint:   mem_inst/registers_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.478
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.902
= Slack Time                   53.015
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.990  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.956  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.373  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.613  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.162  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.746  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.985  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.392  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.399  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.686  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.577  
      mem_inst/g9177__4319           S ^ -> Q v   MU2HDX0     0.340  71.902   124.917  
      mem_inst/registers_reg[17][5]  D v          SDFRRQHDX1  0.000  71.902   124.917  
      --------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin mem_inst/registers_reg[17][6]/C 
Endpoint:   mem_inst/registers_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.899
= Slack Time                   53.020
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.995  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.961  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.378  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.618  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.166  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.751  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.990  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.397  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.403  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.690  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.582  
      mem_inst/g9178__8428           S ^ -> Q v   MU2HDX0     0.336  71.899   124.918  
      mem_inst/registers_reg[17][6]  D v          SDFRRQHDX1  0.000  71.899   124.918  
      --------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin mem_inst/registers_reg[17][3]/C 
Endpoint:   mem_inst/registers_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.478
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.899
= Slack Time                   53.020
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.995  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.961  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.378  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.618  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.166  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.751  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.990  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.397  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.403  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.690  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.582  
      mem_inst/g9175__5107           S ^ -> Q v   MU2HDX0     0.336  71.899   124.918  
      mem_inst/registers_reg[17][3]  D v          SDFRRQHDX1  0.000  71.899   124.918  
      --------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mem_inst/registers_reg[17][2]/C 
Endpoint:   mem_inst/registers_reg[17][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.896
= Slack Time                   53.023
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   118.998  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.964  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.381  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.621  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.169  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.754  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.993  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.400  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.406  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.693  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     0.892  71.562   124.585  
      mem_inst/g9173__5477           S ^ -> Q v   MU2HDX0     0.334  71.896   124.919  
      mem_inst/registers_reg[17][2]  D v          SDFRRQHDX1  0.000  71.896   124.919  
      --------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin mem_inst/registers_reg[15][7]/C 
Endpoint:   mem_inst/registers_reg[15][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.483
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.891
= Slack Time                   53.026
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.001  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.968  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.384  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.625  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.173  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.757  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   121.996  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.404  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.367  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.622  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.569  
      mem_inst/g9123__5526           S ^ -> Q v   MU2HDX0     0.348  71.890   124.917  
      mem_inst/registers_reg[15][7]  D v          SDFRRQHDX1  0.000  71.891   124.917  
      --------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin mem_inst/registers_reg[15][4]/C 
Endpoint:   mem_inst/registers_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.887
= Slack Time                   53.037
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.012  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.979  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.395  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.635  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.184  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.768  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.007  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.415  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.378  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.633  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.580  
      mem_inst/g9120__6260           S ^ -> Q v   MU2HDX0     0.345  71.887   124.925  
      mem_inst/registers_reg[15][4]  D v          SDFRRQHDX1  0.000  71.887   124.925  
      --------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin mem_inst/registers_reg[15][0]/C 
Endpoint:   mem_inst/registers_reg[15][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.881
= Slack Time                   53.038
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.013  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.979  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.396  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.636  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.184  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.769  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.008  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.415  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.379  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.633  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.580  
      mem_inst/g9116__6417           S ^ -> Q v   MU2HDX0     0.339  71.881   124.919  
      mem_inst/registers_reg[15][0]  D v          SDFRRQHDX1  0.000  71.881   124.919  
      --------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin mem_inst/registers_reg[15][3]/C 
Endpoint:   mem_inst/registers_reg[15][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.481
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.881
= Slack Time                   53.038
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.013  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.980  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.396  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.636  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.185  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.769  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.008  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.416  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.379  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.634  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.581  
      mem_inst/g9119__5107           S ^ -> Q v   MU2HDX0     0.339  71.881   124.919  
      mem_inst/registers_reg[15][3]  D v          SDFRRQHDX1  0.000  71.881   124.919  
      --------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin mem_inst/registers_reg[15][1]/C 
Endpoint:   mem_inst/registers_reg[15][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.887
= Slack Time                   53.039
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.014  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.980  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.397  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.637  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.185  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.770  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.009  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.416  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.380  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.634  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.581  
      mem_inst/g9117__5477           S ^ -> Q v   MU2HDX0     0.344  71.887   124.925  
      mem_inst/registers_reg[15][1]  D v          SDFRRQHDX1  0.000  71.887   124.925  
      --------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mem_inst/registers_reg[15][5]/C 
Endpoint:   mem_inst/registers_reg[15][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.885
= Slack Time                   53.041
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.016  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.982  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.399  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.639  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.187  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.772  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.011  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.418  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.382  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.636  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.583  
      mem_inst/g9121__4319           S ^ -> Q v   MU2HDX0     0.342  71.885   124.925  
      mem_inst/registers_reg[15][5]  D v          SDFRRQHDX1  0.000  71.885   124.925  
      --------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin mem_inst/registers_reg[15][2]/C 
Endpoint:   mem_inst/registers_reg[15][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.480
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.921
- Arrival Time                 71.876
= Slack Time                   53.044
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.020  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.986  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.402  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.643  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.191  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.776  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.014  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.422  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.385  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.640  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.587  
      mem_inst/g9118__2398           S ^ -> Q v   MU2HDX0     0.334  71.876   124.921  
      mem_inst/registers_reg[15][2]  D v          SDFRRQHDX1  0.000  71.876   124.921  
      --------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mem_inst/registers_reg[15][6]/C 
Endpoint:   mem_inst/registers_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.925
- Arrival Time                 71.878
= Slack Time                   53.047
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.022  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   119.988  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.405  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.645  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.193  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.778  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.017  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.424  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.388  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.642  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     0.947  71.542   124.589  
      mem_inst/g9122__8428           S ^ -> Q v   MU2HDX0     0.336  71.878   124.925  
      mem_inst/registers_reg[15][6]  D v          SDFRRQHDX1  0.000  71.878   124.925  
      --------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin mem_inst/registers_reg[21][1]/C 
Endpoint:   mem_inst/registers_reg[21][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.485
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.905
- Arrival Time                 71.822
= Slack Time                   53.082
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.058  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.024  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.440  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.681  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.229  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.814  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.052  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.460  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.423  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.678  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.556  
      mem_inst/g9124__6783           S ^ -> Q v   MU2HDX0     0.349  71.822   124.905  
      mem_inst/registers_reg[21][1]  D v          SDFRRQHDX1  0.000  71.822   124.905  
      --------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mem_inst/registers_reg[21][0]/C 
Endpoint:   mem_inst/registers_reg[21][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.484
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.915
- Arrival Time                 71.829
= Slack Time                   53.087
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.062  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.028  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.444  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.685  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.233  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.818  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.057  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.464  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.427  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.682  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.560  
      mem_inst/g9125__3680           S ^ -> Q v   MU2HDX0     0.355  71.829   124.915  
      mem_inst/registers_reg[21][0]  D v          SDFRRQHDX1  0.000  71.829   124.915  
      --------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mem_inst/registers_reg[21][5]/C 
Endpoint:   mem_inst/registers_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.484
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.906
- Arrival Time                 71.817
= Slack Time                   53.089
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.064  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.030  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.447  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.687  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.235  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.820  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.059  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.466  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.430  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.684  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.562  
      mem_inst/g9129__5122           S ^ -> Q v   MU2HDX0     0.344  71.817   124.906  
      mem_inst/registers_reg[21][5]  D v          SDFRRQHDX1  0.000  71.817   124.906  
      --------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mem_inst/registers_reg[11][7]/C 
Endpoint:   mem_inst/registers_reg[11][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.482
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.922
- Arrival Time                 71.833
= Slack Time                   53.089
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.064  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.030  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.447  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.687  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.236  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.820  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.059  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.466  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.473  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.760  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.580  
      mem_inst/g9035__5107           S ^ -> Q v   MU2HDX0     0.342  71.833   124.922  
      mem_inst/registers_reg[11][7]  D v          SDFRRQHDX1  0.000  71.833   124.922  
      --------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mem_inst/registers_reg[21][4]/C 
Endpoint:   mem_inst/registers_reg[21][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.484
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.906
- Arrival Time                 71.815
= Slack Time                   53.091
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.066  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.033  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.449  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.690  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.238  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.822  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.061  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.469  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.432  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.687  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.565  
      mem_inst/g9128__1705           S ^ -> Q v   MU2HDX0     0.342  71.815   124.906  
      mem_inst/registers_reg[21][4]  D v          SDFRRQHDX1  0.000  71.815   124.906  
      --------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mem_inst/registers_reg[21][2]/C 
Endpoint:   mem_inst/registers_reg[21][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.470
- Setup                         0.483
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.907
- Arrival Time                 71.814
= Slack Time                   53.092
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.067  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.034  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.450  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.690  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.239  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.823  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.062  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.470  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.433  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.688  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.565  
      mem_inst/g9126__1617           S ^ -> Q v   MU2HDX0     0.341  71.814   124.906  
      mem_inst/registers_reg[21][2]  D v          SDFRRQHDX1  0.000  71.814   124.907  
      --------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mem_inst/registers_reg[21][6]/C 
Endpoint:   mem_inst/registers_reg[21][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.483
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.917
- Arrival Time                 71.823
= Slack Time                   53.094
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.069  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.036  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.452  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.692  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.241  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.825  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.064  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.472  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.435  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.690  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.567  
      mem_inst/g9130__8246           S ^ -> Q v   MU2HDX0     0.349  71.822   124.917  
      mem_inst/registers_reg[21][6]  D v          SDFRRQHDX1  0.000  71.823   124.917  
      --------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mem_inst/registers_reg[11][0]/C 
Endpoint:   mem_inst/registers_reg[11][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.824
= Slack Time                   53.095
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.070  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.036  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.453  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.693  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.242  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.826  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.065  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.473  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.479  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.766  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.586  
      mem_inst/g9156__1705           S ^ -> Q v   MU2HDX0     0.334  71.824   124.919  
      mem_inst/registers_reg[11][0]  D v          SDFRRQHDX1  0.000  71.824   124.919  
      --------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mem_inst/registers_reg[11][4]/C 
Endpoint:   mem_inst/registers_reg[11][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.482
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.923
- Arrival Time                 71.828
= Slack Time                   53.095
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.070  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.037  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.453  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.693  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.242  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.826  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.065  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.473  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.479  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.766  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.586  
      mem_inst/g9160__6131           S ^ -> Q v   MU2HDX0     0.337  71.828   124.923  
      mem_inst/registers_reg[11][4]  D v          SDFRRQHDX1  0.000  71.828   124.923  
      --------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mem_inst/registers_reg[11][6]/C 
Endpoint:   mem_inst/registers_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.924
- Arrival Time                 71.828
= Slack Time                   53.096
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.071  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.038  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.454  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.694  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.243  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.827  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.066  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.474  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.480  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.767  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.587  
      mem_inst/g9099__2802           S ^ -> Q v   MU2HDX0     0.337  71.828   124.924  
      mem_inst/registers_reg[11][6]  D v          SDFRRQHDX1  0.000  71.828   124.924  
      --------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mem_inst/registers_reg[11][1]/C 
Endpoint:   mem_inst/registers_reg[11][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.924
- Arrival Time                 71.827
= Slack Time                   53.097
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.072  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.039  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.455  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.695  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.244  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.828  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.067  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.475  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.481  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.768  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.588  
      mem_inst/g9157__5122           S ^ -> Q v   MU2HDX0     0.337  71.827   124.924  
      mem_inst/registers_reg[11][1]  D v          SDFRRQHDX1  0.000  71.827   124.924  
      --------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mem_inst/registers_reg[11][2]/C 
Endpoint:   mem_inst/registers_reg[11][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.924
- Arrival Time                 71.827
= Slack Time                   53.097
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.072  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.039  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.455  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.696  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.244  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.828  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.067  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.475  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.481  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.768  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.588  
      mem_inst/g9158__8246           S ^ -> Q v   MU2HDX0     0.336  71.827   124.924  
      mem_inst/registers_reg[11][2]  D v          SDFRRQHDX1  0.000  71.827   124.924  
      --------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mem_inst/registers_reg[11][5]/C 
Endpoint:   mem_inst/registers_reg[11][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.926
- Arrival Time                 71.827
= Slack Time                   53.098
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.074  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.040  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.456  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.697  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.245  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.830  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.068  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.476  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.482  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.769  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.589  
      mem_inst/g9161__1881           S ^ -> Q v   MU2HDX0     0.337  71.827   124.926  
      mem_inst/registers_reg[11][5]  D v          SDFRRQHDX1  0.000  71.827   124.926  
      --------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mem_inst/registers_reg[11][3]/C 
Endpoint:   mem_inst/registers_reg[11][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.482
- Setup                         0.479
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.924
- Arrival Time                 71.825
= Slack Time                   53.099
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.074  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.040  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.457  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.697  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.246  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.830  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.069  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.476  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.006  70.384   123.483  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.287  70.671   123.770  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     0.820  71.491   124.589  
      mem_inst/g9159__7098           S ^ -> Q v   MU2HDX0     0.334  71.825   124.924  
      mem_inst/registers_reg[11][3]  D v          SDFRRQHDX1  0.000  71.825   124.924  
      --------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mem_inst/registers_reg[21][7]/C 
Endpoint:   mem_inst/registers_reg[21][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.919
- Arrival Time                 71.812
= Slack Time                   53.107
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.082  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.049  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.465  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.706  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.254  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.838  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.077  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.485  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.448  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.703  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.581  
      mem_inst/g9131__7098           S ^ -> Q v   MU2HDX0     0.339  71.812   124.919  
      mem_inst/registers_reg[21][7]  D v          SDFRRQHDX1  0.000  71.812   124.919  
      --------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mem_inst/registers_reg[21][3]/C 
Endpoint:   mem_inst/registers_reg[21][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.480
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.920
- Arrival Time                 71.809
= Slack Time                   53.111
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.086  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.052  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.469  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.709  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.257  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.842  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.081  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.488  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     0.963  70.341   123.452  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.255  70.596   123.706  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     0.878  71.473   124.584  
      mem_inst/g9127__2802           S ^ -> Q v   MU2HDX0     0.336  71.809   124.920  
      mem_inst/registers_reg[21][3]  D v          SDFRRQHDX1  0.000  71.809   124.920  
      --------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mem_inst/registers_reg[14][5]/C 
Endpoint:   mem_inst/registers_reg[14][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
- Setup                         0.482
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.922
- Arrival Time                 71.792
= Slack Time                   53.130
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.105  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.071  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.488  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.728  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.277  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.861  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.100  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.507  
      mem_inst/g9661__1705           A v -> Q ^   NO2HDX1     0.905  70.283   123.413  
      mem_inst/g9522                 A ^ -> Q v   INHDX1      0.240  70.522   123.652  
      mem_inst/g9322__2398           A v -> Q ^   NO2HDX1     0.920  71.442   124.572  
      mem_inst/g9169__2346           S ^ -> Q v   MU2HDX0     0.350  71.792   124.921  
      mem_inst/registers_reg[14][5]  D v          SDFRRQHDX1  0.000  71.792   124.922  
      --------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mem_inst/registers_reg[14][7]/C 
Endpoint:   mem_inst/registers_reg[14][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.479
- Setup                         0.482
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.918
- Arrival Time                 71.785
= Slack Time                   53.132
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.475
     = Beginpoint Arrival Time       65.975
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.975   119.108  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  0.966  66.941   120.074  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.417  67.358   120.490  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.240  67.598   120.731  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   0.549  68.147   121.279  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   0.584  68.731   121.864  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.239  68.970   122.103  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.408  69.378   122.510  
      mem_inst/g9661__1705           A v -> Q ^   NO2HDX1     0.905  70.283   123.415  
      mem_inst/g9522                 A ^ -> Q v   INHDX1      0.240  70.522   123.655  
      mem_inst/g9322__2398           A v -> Q ^   NO2HDX1     0.920  71.442   124.574  
      mem_inst/g9171__7410           S ^ -> Q v   MU2HDX0     0.343  71.785   124.918  
      mem_inst/registers_reg[14][7]  D v          SDFRRQHDX1  0.000  71.785   124.918  
      --------------------------------------------------------------------------------

