5 18 101 47 main
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (fsm) 2 -i (main.fsm) 2 -vcd (fsm2a.vcd) 2 -o (fsm2a.cdd) 2 -y (lib) 2 -v (fsm2a.v) 2 -F (fsm=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
15 main 0
3 0 fsm "main.fsm" 0 lib/fsm.v 1 37 1
2 1 1 23 110015 2e 100c 0 0 1 1 clock
2 2 27 23 90015 46 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 23 36003f 5 100c 0 0 2 1 next_state
2 4 32 23 290032 1 1004 0 0 2 1 STATE_IDLE
2 5 1a 23 210032 6 10cc 3 4 2 18 0 3 3 3 0 0
2 6 1 23 210025 2 100c 0 0 1 1 reset
2 7 19 23 21003f 6 100c 5 6 2 18 0 3 3 3 0 0
2 8 1 23 18001c 0 1410 0 0 2 1 state
2 9 38 23 18003f 17 e 7 8
2 10 1 26 230026 3 100c 0 0 1 1 tail
2 11 29 26 230026 3 1008 10 0 1 18 0 1 0 0 0 0
2 12 1 26 1a001e 3 100c 0 0 1 1 valid
2 13 29 26 1a001e 3 1008 12 0 1 18 0 1 0 0 0 0
2 14 1 26 120015 3 100c 0 0 1 1 head
2 15 29 26 120015 3 1008 14 0 1 18 0 1 0 0 0 0
2 16 1 26 9000d 5 100c 0 0 2 1 state
2 17 29 26 9000d 5 1008 16 0 1 18 0 1 0 0 0 0
2 18 2b 26 90015 7 1008 15 17 1 18 0 1 0 0 0 0
2 19 2b 26 9001e 7 1008 13 18 1 18 0 1 0 0 0 0
2 20 2b 26 90026 11 100a 11 19 1 18 0 1 0 0 0 0
2 21 3d 27 20006 8 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 1 0 0 8 100e 0 0 2 1 next_state
2 23 1 0 0 6 100e 0 0 2 1 state
1 clock 1 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 2 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 3 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 4 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 5 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 6 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 22 0 0 f 22 22 0
4 23 0 0 f 23 23 0
4 2 23 9 1 9 0 2
4 9 23 24 6 2 2 2
4 20 26 9 1 21 0 20
4 21 27 2 6 20 0 20
6 0 23 22 1  0 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0   6  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 0 1
3 1 fsm.$u0 "main.fsm.$u0" 0 lib/fsm.v 0 34 1
2 24 32 29 5000e 1 1004 0 0 2 1 STATE_IDLE
2 25 1 28 9000d 13 100e 0 0 2 1 state
2 26 2d 29 0 8 114e 24 25 1 18 0 1 1 1 0 0
2 27 32 30 5000e 1 1008 0 0 2 1 STATE_HEAD
2 28 2d 30 0 5 120e 27 25 1 18 0 1 1 1 0 0
2 29 32 31 5000e 1 1008 0 0 2 1 STATE_DATA
2 30 2d 31 0 4 120e 29 25 1 18 0 1 1 1 0 0
2 31 32 32 5000e 1 1008 0 0 2 1 STATE_TAIL
2 32 2d 32 0 2 120e 31 25 1 18 0 1 1 1 0 0
2 33 32 32 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 34 32 32 300039 1 1008 0 0 2 1 STATE_HEAD
2 35 1a 32 1f0039 1 1104 33 34 2 18 0 3 3 0 0 0
2 36 1 32 28002b 1 1004 0 0 1 1 head
2 37 1 32 200024 1 1004 0 0 1 1 valid
2 38 8 32 20002b 1 201044 36 37 1 18 0 1 1 1 0 0
2 39 19 32 1f0046 1 1004 35 38 2 18 0 3 3 0 0 0
2 40 1 32 12001b 0 1410 0 0 2 1 next_state
2 41 37 32 120046 1 16 39 40
2 42 32 31 3d0046 1 1008 0 0 2 1 STATE_DATA
2 43 32 31 300039 1 1008 0 0 2 1 STATE_TAIL
2 44 1a 31 1f0039 2 1208 42 43 2 18 0 3 1 3 0 0
2 45 1 31 28002b 2 101c 0 0 1 1 tail
2 46 1 31 200024 1 1018 0 0 1 1 valid
2 47 8 31 20002b 2 20133c 45 46 1 18 0 1 0 1 1 0
2 48 19 31 1f0046 2 1038 44 47 2 18 0 3 1 3 0 0
2 49 1 31 12001b 0 1410 0 0 2 1 next_state
2 50 37 31 120046 2 3a 48 49
2 51 32 30 3d0046 1 1008 0 0 2 1 STATE_DATA
2 52 32 30 300039 1 1008 0 0 2 1 STATE_TAIL
2 53 1a 30 1f0039 1 1208 51 52 2 18 0 3 1 2 0 0
2 54 1 30 28002b 1 1014 0 0 1 1 tail
2 55 1 30 200024 1 1018 0 0 1 1 valid
2 56 8 30 20002b 1 201134 54 55 1 18 0 1 0 1 0 0
2 57 19 30 1f0046 1 1038 53 56 2 18 0 3 1 2 0 0
2 58 1 30 12001b 0 1410 0 0 2 1 next_state
2 59 37 30 120046 1 3a 57 58
2 60 32 29 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 61 32 29 300039 1 1008 0 0 2 1 STATE_HEAD
2 62 1a 29 1f0039 3 110c 60 61 2 18 0 3 3 1 0 0
2 63 1 29 28002b 3 100c 0 0 1 1 head
2 64 1 29 200024 3 100c 0 0 1 1 valid
2 65 8 29 20002b 3 20124c 63 64 1 18 0 1 1 1 1 0
2 66 19 29 1f0046 3 100c 62 65 2 18 0 3 3 1 0 0
2 67 1 29 12001b 0 1410 0 0 2 1 next_state
2 68 37 29 120046 3 e 66 67
4 26 29 0 11 68 28 26
4 68 29 18 0 0 0 26
4 28 30 0 0 59 30 26
4 59 30 18 0 0 0 26
4 30 31 0 0 50 32 26
4 50 31 18 0 0 0 26
4 32 32 0 0 41 0 26
4 41 32 18 0 0 0 26
