Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx/projects/src/data_handling/isim/trigger_addr_sel_sim1/trig_addr_sel_sim_isim_beh.exe -prj /home/ise/Xilinx/projects/src/data_handling/isim/trigger_addr_sel_sim1/trig_addr_sel_sim_beh.prj work.trig_addr_sel_sim 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/projects/src/data_handling/isim/trigger_addr_sel_sim1/trigger_addr_sel.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/projects/src/data_handling/isim/trigger_addr_sel_sim1/trig_addr_sel_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96840 KB
Fuse CPU Usage: 740 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity trigger_addr_sel [trigger_addr_sel_default]
Compiling architecture behavior of entity trig_addr_sel_sim
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Xilinx/projects/src/data_handling/isim/trigger_addr_sel_sim1/trig_addr_sel_sim_isim_beh.exe
Fuse Memory Usage: 111504 KB
Fuse CPU Usage: 800 ms
GCC CPU Usage: 100 ms
