<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ICC_CTLR_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)</h1><p>The ICC_CTLR_EL1 characteristics are:</p><h2>Purpose</h2><p>Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.</p><h2>Configuration</h2><p>AArch64 System register ICC_CTLR_EL1 bits [31:0]
            
          (S)
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-icc_ctlr.html">ICC_CTLR[31:0]
            
          (S)
        </a>.
          </p><p>AArch64 System register ICC_CTLR_EL1 bits [31:0]
            
          (NS)
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-icc_ctlr.html">ICC_CTLR[31:0]
            
          (NS)
        </a>.
          </p><p><del class="nocount">
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>ICC_CTLR_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The ICC_CTLR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#ExtRange_19">ExtRange</a></td><td class="lr" colspan="1"><a href="#RSS_18">RSS</a></td><td class="lr" colspan="2"><a href="#0_17">RES0</a></td><td class="lr" colspan="1"><a href="#A3V_15">A3V</a></td><td class="lr" colspan="1"><a href="#SEIS_14">SEIS</a></td><td class="lr" colspan="3"><a href="#IDbits_13">IDbits</a></td><td class="lr" colspan="3"><a href="#PRIbits_10">PRIbits</a></td><td class="lr" colspan="1"><a href="#0_7">RES0</a></td><td class="lr" colspan="1"><a href="#PMHE_6">PMHE</a></td><td class="lr" colspan="4"><a href="#0_5">RES0</a></td><td class="lr" colspan="1"><a href="#EOImode_1">EOImode</a></td><td class="lr" colspan="1"><a href="#CBPR_0">CBPR</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:20]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="ExtRange_19">ExtRange, bit [19]
              </h4><p>Extended INTID range (read-only).</p><table class="valuetable"><tr><th>ExtRange</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>CPU interface does not support INTIDs in the range 1024..8191.</p><ul><li>Behaviour is <span class="arm-defined-word">UNPREDICTABLE</span> if the IRI delivers an interrupt in the range 1024 to 8191 to the CPU interface.
</li></ul><div class="note"><span class="note-header">Note</span><p>Arm strongly recommends that the IRI is not configured to deliver interrupts in this range to a PE that does not support them.</p></div></td></tr><tr><td class="bitfield">0b1</td><td><p>CPU interface supports INTIDs in the range 1024..8191</p><ul><li>All INTIDs in the range 1024..8191 are treated as requiring deactivation.
</li></ul></td></tr></table><p>If EL3 is implemented, ICC_CTLR_EL1.ExtRange is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.ExtRange.</p><h4 id="RSS_18">RSS, bit [18]
              </h4><p>Range Selector Support. Possible values are:</p><table class="valuetable"><tr><th>RSS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Targeted SGIs with affinity level 0 values of 0 - 15 are supported.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Targeted SGIs with affinity level 0 values of 0 - 255 are supported.</p></td></tr></table><p>This bit is read-only.</p><h4 id="0_17">
                Bits [17:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="A3V_15">A3V, bit [15]
              </h4><p>Affinity 3 Valid. Read-only and writes are ignored. Possible values are:</p><table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.</p></td></tr></table><p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.A3V.</p><h4 id="SEIS_14">SEIS, bit [14]
              </h4><p>SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs:</p><table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The CPU interface logic does not support local generation of SEIs.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The CPU interface logic supports local generation of SEIs.</p></td></tr></table><p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.SEIS.</p><h4 id="IDbits_13">IDbits, bits [13:11]
                  </h4><p>Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported:</p><table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td><p>16 bits.</p></td></tr><tr><td class="bitfield">0b001</td><td><p>24 bits.</p></td></tr></table><p>All other values are reserved.</p><p>If EL3 is implemented, this field is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.IDbits.</p><h4 id="PRIbits_10">PRIbits, bits [10:8]
                  </h4><p>Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</p><p>An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).</p><p>An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).</p><div class="note"><span class="note-header">Note</span><p>This field always returns the number of priority bits implemented, regardless of the Security state of the access or the value of <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS.</p></div><p>For physical accesses, this field determines the minimum value of <a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a>.</p><p>If EL3 is implemented, physical accesses return the value from <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.PRIbits.</p><p>If EL3 is not implemented, physical accesses return the value from this field.</p><h4 id="0_7">
                Bit [7]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMHE_6">PMHE, bit [6]
              </h4><p>Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution:</p><table class="valuetable"><tr><th>PMHE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Disables use of <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a> as a hint for interrupt distribution.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Enables use of <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a> as a hint for interrupt distribution.</p></td></tr></table><p>If EL3 is implemented, this bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.PMHE. Whether this bit can be written as part of an access to this register depends on the value of <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS:</p><ul><li>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this bit is read-only.
</li><li>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this bit is read/write.
</li></ul><p>If EL3 is not implemented, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is read-only or read-write:</p><ul><li>If this bit is read-only, an implementation can choose to make this field RAZ/WI or RAO/WI.
</li><li>If this bit is read/write, it resets to zero.
</li></ul><h4 id="0_5">
                Bits [5:2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="EOImode_1">EOImode, bit [1]
              </h4><p>EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt:</p><table class="valuetable"><tr><th>EOImode</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a> and <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> are <span class="arm-defined-word">UNPREDICTABLE</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a> and <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a> provide priority drop functionality only. <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> provides interrupt deactivation functionality.</p></td></tr></table><p>The Secure <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>.<ins>EOImode</ins><del>EOIMode</del> is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.EOImode_EL1S.</p><p>The Non-secure <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>.<ins>EOImode</ins><del>EOIMode</del> is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.EOImode_EL1NS</p><h4 id="CBPR_0">CBPR, bit [0]
              </h4><p>Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts:</p><table class="valuetable"><tr><th>CBPR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> determines the preemption group for Group 0 interrupts only.</p><p><a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a> determines the preemption group for Group 1 interrupts.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> determines the preemption group for both Group 0 and Group 1 interrupts.</p></td></tr></table><p>If EL3 is implemented:</p><ul><li>This bit is an alias of <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>.CBPR_EL1{S,NS} where S or NS corresponds to the current Security state.
</li><li>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this bit is read-only.
</li><li>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this bit is read/write.
</li></ul><p>If EL3 is not implemented, this bit is read/write.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ICC_CTLR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, ICC_CTLR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.FMO == '1' then
        return ICV_CTLR_EL1;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.IMO == '1' then
        return ICV_CTLR_EL1;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ> == '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            return ICC_CTLR_EL1_S;
        else
            return ICC_CTLR_EL1_NS;
    else
        return ICC_CTLR_EL1;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ> == '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            return ICC_CTLR_EL1_S;
        else
            return ICC_CTLR_EL1_NS;
    else
        return ICC_CTLR_EL1;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            return ICC_CTLR_EL1_S;
        else
            return ICC_CTLR_EL1_NS;
              </p><h4 class="assembler">MSR ICC_CTLR_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.FMO == '1' then
        ICV_CTLR_EL1 = X[t];
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.IMO == '1' then
        ICV_CTLR_EL1 = X[t];
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ> == '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t];
        else
            ICC_CTLR_EL1_NS = X[t];
    else
        ICC_CTLR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.&lt;IRQ,FIQ> == '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t];
        else
            ICC_CTLR_EL1_NS = X[t];
    else
        ICC_CTLR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t];
        else
            ICC_CTLR_EL1_NS = X[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>