#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b5f0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1baa820 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1b5d410 .functor NOT 1, L_0x1bd4e10, C4<0>, C4<0>, C4<0>;
L_0x1b769d0 .functor XOR 8, L_0x1bd49a0, L_0x1bd4b60, C4<00000000>, C4<00000000>;
L_0x1babc40 .functor XOR 8, L_0x1b769d0, L_0x1bd4ca0, C4<00000000>, C4<00000000>;
v0x1bd2580_0 .net *"_ivl_10", 7 0, L_0x1bd4ca0;  1 drivers
v0x1bd2680_0 .net *"_ivl_12", 7 0, L_0x1babc40;  1 drivers
v0x1bd2760_0 .net *"_ivl_2", 7 0, L_0x1bd4900;  1 drivers
v0x1bd2820_0 .net *"_ivl_4", 7 0, L_0x1bd49a0;  1 drivers
v0x1bd2900_0 .net *"_ivl_6", 7 0, L_0x1bd4b60;  1 drivers
v0x1bd2a30_0 .net *"_ivl_8", 7 0, L_0x1b769d0;  1 drivers
v0x1bd2b10_0 .net "areset", 0 0, L_0x1b5d820;  1 drivers
v0x1bd2bb0_0 .var "clk", 0 0;
v0x1bd2c50_0 .net "predict_history_dut", 6 0, v0x1bd1910_0;  1 drivers
v0x1bd2da0_0 .net "predict_history_ref", 6 0, L_0x1bd4770;  1 drivers
v0x1bd2e40_0 .net "predict_pc", 6 0, L_0x1bd3a00;  1 drivers
v0x1bd2ee0_0 .net "predict_taken_dut", 0 0, v0x1bd1b50_0;  1 drivers
v0x1bd2f80_0 .net "predict_taken_ref", 0 0, L_0x1bd45b0;  1 drivers
v0x1bd3020_0 .net "predict_valid", 0 0, v0x1bcec20_0;  1 drivers
v0x1bd30c0_0 .var/2u "stats1", 223 0;
v0x1bd3160_0 .var/2u "strobe", 0 0;
v0x1bd3220_0 .net "tb_match", 0 0, L_0x1bd4e10;  1 drivers
v0x1bd33d0_0 .net "tb_mismatch", 0 0, L_0x1b5d410;  1 drivers
v0x1bd3470_0 .net "train_history", 6 0, L_0x1bd3fb0;  1 drivers
v0x1bd3530_0 .net "train_mispredicted", 0 0, L_0x1bd3e50;  1 drivers
v0x1bd35d0_0 .net "train_pc", 6 0, L_0x1bd4140;  1 drivers
v0x1bd3690_0 .net "train_taken", 0 0, L_0x1bd3c30;  1 drivers
v0x1bd3730_0 .net "train_valid", 0 0, v0x1bcf5a0_0;  1 drivers
v0x1bd37d0_0 .net "wavedrom_enable", 0 0, v0x1bcf670_0;  1 drivers
v0x1bd3870_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1bcf710_0;  1 drivers
v0x1bd3910_0 .net "wavedrom_title", 511 0, v0x1bcf7f0_0;  1 drivers
L_0x1bd4900 .concat [ 7 1 0 0], L_0x1bd4770, L_0x1bd45b0;
L_0x1bd49a0 .concat [ 7 1 0 0], L_0x1bd4770, L_0x1bd45b0;
L_0x1bd4b60 .concat [ 7 1 0 0], v0x1bd1910_0, v0x1bd1b50_0;
L_0x1bd4ca0 .concat [ 7 1 0 0], L_0x1bd4770, L_0x1bd45b0;
L_0x1bd4e10 .cmp/eeq 8, L_0x1bd4900, L_0x1babc40;
S_0x1b5c790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1baa820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1ba9110 .param/l "LNT" 0 3 22, C4<01>;
P_0x1ba9150 .param/l "LT" 0 3 22, C4<10>;
P_0x1ba9190 .param/l "SNT" 0 3 22, C4<00>;
P_0x1ba91d0 .param/l "ST" 0 3 22, C4<11>;
P_0x1ba9210 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1b5dd00 .functor XOR 7, v0x1bccdc0_0, L_0x1bd3a00, C4<0000000>, C4<0000000>;
L_0x1b87c60 .functor XOR 7, L_0x1bd3fb0, L_0x1bd4140, C4<0000000>, C4<0000000>;
v0x1b9a730_0 .net *"_ivl_11", 0 0, L_0x1bd44c0;  1 drivers
L_0x7fbc6404e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b9aa00_0 .net *"_ivl_12", 0 0, L_0x7fbc6404e1c8;  1 drivers
L_0x7fbc6404e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b5d480_0 .net *"_ivl_16", 6 0, L_0x7fbc6404e210;  1 drivers
v0x1b5d6c0_0 .net *"_ivl_4", 1 0, L_0x1bd42d0;  1 drivers
v0x1b5d890_0 .net *"_ivl_6", 8 0, L_0x1bd43d0;  1 drivers
L_0x7fbc6404e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b5ddf0_0 .net *"_ivl_9", 1 0, L_0x7fbc6404e180;  1 drivers
v0x1bccaa0_0 .net "areset", 0 0, L_0x1b5d820;  alias, 1 drivers
v0x1bccb60_0 .net "clk", 0 0, v0x1bd2bb0_0;  1 drivers
v0x1bccc20 .array "pht", 0 127, 1 0;
v0x1bccce0_0 .net "predict_history", 6 0, L_0x1bd4770;  alias, 1 drivers
v0x1bccdc0_0 .var "predict_history_r", 6 0;
v0x1bccea0_0 .net "predict_index", 6 0, L_0x1b5dd00;  1 drivers
v0x1bccf80_0 .net "predict_pc", 6 0, L_0x1bd3a00;  alias, 1 drivers
v0x1bcd060_0 .net "predict_taken", 0 0, L_0x1bd45b0;  alias, 1 drivers
v0x1bcd120_0 .net "predict_valid", 0 0, v0x1bcec20_0;  alias, 1 drivers
v0x1bcd1e0_0 .net "train_history", 6 0, L_0x1bd3fb0;  alias, 1 drivers
v0x1bcd2c0_0 .net "train_index", 6 0, L_0x1b87c60;  1 drivers
v0x1bcd3a0_0 .net "train_mispredicted", 0 0, L_0x1bd3e50;  alias, 1 drivers
v0x1bcd460_0 .net "train_pc", 6 0, L_0x1bd4140;  alias, 1 drivers
v0x1bcd540_0 .net "train_taken", 0 0, L_0x1bd3c30;  alias, 1 drivers
v0x1bcd600_0 .net "train_valid", 0 0, v0x1bcf5a0_0;  alias, 1 drivers
E_0x1b6d650 .event posedge, v0x1bccaa0_0, v0x1bccb60_0;
L_0x1bd42d0 .array/port v0x1bccc20, L_0x1bd43d0;
L_0x1bd43d0 .concat [ 7 2 0 0], L_0x1b5dd00, L_0x7fbc6404e180;
L_0x1bd44c0 .part L_0x1bd42d0, 1, 1;
L_0x1bd45b0 .functor MUXZ 1, L_0x7fbc6404e1c8, L_0x1bd44c0, v0x1bcec20_0, C4<>;
L_0x1bd4770 .functor MUXZ 7, L_0x7fbc6404e210, v0x1bccdc0_0, v0x1bcec20_0, C4<>;
S_0x1b62b50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1b5c790;
 .timescale -12 -12;
v0x1b9a310_0 .var/i "i", 31 0;
S_0x1bcd820 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1baa820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1bcd9d0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1b5d820 .functor BUFZ 1, v0x1bcecf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc6404e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bce4b0_0 .net *"_ivl_10", 0 0, L_0x7fbc6404e0a8;  1 drivers
L_0x7fbc6404e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1bce590_0 .net *"_ivl_14", 6 0, L_0x7fbc6404e0f0;  1 drivers
L_0x7fbc6404e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1bce670_0 .net *"_ivl_18", 6 0, L_0x7fbc6404e138;  1 drivers
L_0x7fbc6404e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1bce730_0 .net *"_ivl_2", 6 0, L_0x7fbc6404e018;  1 drivers
L_0x7fbc6404e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bce810_0 .net *"_ivl_6", 0 0, L_0x7fbc6404e060;  1 drivers
v0x1bce940_0 .net "areset", 0 0, L_0x1b5d820;  alias, 1 drivers
v0x1bce9e0_0 .net "clk", 0 0, v0x1bd2bb0_0;  alias, 1 drivers
v0x1bceab0_0 .net "predict_pc", 6 0, L_0x1bd3a00;  alias, 1 drivers
v0x1bceb80_0 .var "predict_pc_r", 6 0;
v0x1bcec20_0 .var "predict_valid", 0 0;
v0x1bcecf0_0 .var "reset", 0 0;
v0x1bced90_0 .net "tb_match", 0 0, L_0x1bd4e10;  alias, 1 drivers
v0x1bcee50_0 .net "train_history", 6 0, L_0x1bd3fb0;  alias, 1 drivers
v0x1bcef40_0 .var "train_history_r", 6 0;
v0x1bcf000_0 .net "train_mispredicted", 0 0, L_0x1bd3e50;  alias, 1 drivers
v0x1bcf0d0_0 .var "train_mispredicted_r", 0 0;
v0x1bcf170_0 .net "train_pc", 6 0, L_0x1bd4140;  alias, 1 drivers
v0x1bcf370_0 .var "train_pc_r", 6 0;
v0x1bcf430_0 .net "train_taken", 0 0, L_0x1bd3c30;  alias, 1 drivers
v0x1bcf500_0 .var "train_taken_r", 0 0;
v0x1bcf5a0_0 .var "train_valid", 0 0;
v0x1bcf670_0 .var "wavedrom_enable", 0 0;
v0x1bcf710_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1bcf7f0_0 .var "wavedrom_title", 511 0;
E_0x1b6caf0/0 .event negedge, v0x1bccb60_0;
E_0x1b6caf0/1 .event posedge, v0x1bccb60_0;
E_0x1b6caf0 .event/or E_0x1b6caf0/0, E_0x1b6caf0/1;
L_0x1bd3a00 .functor MUXZ 7, L_0x7fbc6404e018, v0x1bceb80_0, v0x1bcec20_0, C4<>;
L_0x1bd3c30 .functor MUXZ 1, L_0x7fbc6404e060, v0x1bcf500_0, v0x1bcf5a0_0, C4<>;
L_0x1bd3e50 .functor MUXZ 1, L_0x7fbc6404e0a8, v0x1bcf0d0_0, v0x1bcf5a0_0, C4<>;
L_0x1bd3fb0 .functor MUXZ 7, L_0x7fbc6404e0f0, v0x1bcef40_0, v0x1bcf5a0_0, C4<>;
L_0x1bd4140 .functor MUXZ 7, L_0x7fbc6404e138, v0x1bcf370_0, v0x1bcf5a0_0, C4<>;
S_0x1bcda90 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1bcd820;
 .timescale -12 -12;
v0x1bcdcf0_0 .var/2u "arfail", 0 0;
v0x1bcddd0_0 .var "async", 0 0;
v0x1bcde90_0 .var/2u "datafail", 0 0;
v0x1bcdf30_0 .var/2u "srfail", 0 0;
E_0x1b6c8a0 .event posedge, v0x1bccb60_0;
E_0x1b4f9f0 .event negedge, v0x1bccb60_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1b6c8a0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6c8a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1b4f9f0;
    %load/vec4 v0x1bced90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1bcde90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %wait E_0x1b6c8a0;
    %load/vec4 v0x1bced90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1bcdcf0_0, 0, 1;
    %wait E_0x1b6c8a0;
    %load/vec4 v0x1bced90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1bcdf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %load/vec4 v0x1bcdf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1bcdcf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1bcddd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1bcde90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1bcddd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1bcdff0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1bcd820;
 .timescale -12 -12;
v0x1bce1f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bce2d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1bcd820;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bcfa70 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1baa820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1bcfc30 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x1bd0590_0 .net "areset", 0 0, L_0x1b5d820;  alias, 1 drivers
v0x1bd06a0_0 .net "clk", 0 0, v0x1bd2bb0_0;  alias, 1 drivers
v0x1bd07b0_0 .var "global_history", 6 0;
v0x1bd0850 .array "pht", 0 127, 1 0;
v0x1bd1910_0 .var "predict_history", 6 0;
v0x1bd1a40_0 .net "predict_pc", 6 0, L_0x1bd3a00;  alias, 1 drivers
v0x1bd1b50_0 .var "predict_taken", 0 0;
v0x1bd1c10_0 .net "predict_valid", 0 0, v0x1bcec20_0;  alias, 1 drivers
v0x1bd1d00_0 .net "train_history", 6 0, L_0x1bd3fb0;  alias, 1 drivers
v0x1bd1dc0_0 .net "train_mispredicted", 0 0, L_0x1bd3e50;  alias, 1 drivers
v0x1bd1eb0_0 .net "train_pc", 6 0, L_0x1bd4140;  alias, 1 drivers
v0x1bd1fc0_0 .net "train_taken", 0 0, L_0x1bd3c30;  alias, 1 drivers
v0x1bd20b0_0 .net "train_valid", 0 0, v0x1bcf5a0_0;  alias, 1 drivers
v0x1bd0850_0 .array/port v0x1bd0850, 0;
E_0x1bb26a0/0 .event anyedge, v0x1bcd120_0, v0x1bccf80_0, v0x1bd07b0_0, v0x1bd0850_0;
v0x1bd0850_1 .array/port v0x1bd0850, 1;
v0x1bd0850_2 .array/port v0x1bd0850, 2;
v0x1bd0850_3 .array/port v0x1bd0850, 3;
v0x1bd0850_4 .array/port v0x1bd0850, 4;
E_0x1bb26a0/1 .event anyedge, v0x1bd0850_1, v0x1bd0850_2, v0x1bd0850_3, v0x1bd0850_4;
v0x1bd0850_5 .array/port v0x1bd0850, 5;
v0x1bd0850_6 .array/port v0x1bd0850, 6;
v0x1bd0850_7 .array/port v0x1bd0850, 7;
v0x1bd0850_8 .array/port v0x1bd0850, 8;
E_0x1bb26a0/2 .event anyedge, v0x1bd0850_5, v0x1bd0850_6, v0x1bd0850_7, v0x1bd0850_8;
v0x1bd0850_9 .array/port v0x1bd0850, 9;
v0x1bd0850_10 .array/port v0x1bd0850, 10;
v0x1bd0850_11 .array/port v0x1bd0850, 11;
v0x1bd0850_12 .array/port v0x1bd0850, 12;
E_0x1bb26a0/3 .event anyedge, v0x1bd0850_9, v0x1bd0850_10, v0x1bd0850_11, v0x1bd0850_12;
v0x1bd0850_13 .array/port v0x1bd0850, 13;
v0x1bd0850_14 .array/port v0x1bd0850, 14;
v0x1bd0850_15 .array/port v0x1bd0850, 15;
v0x1bd0850_16 .array/port v0x1bd0850, 16;
E_0x1bb26a0/4 .event anyedge, v0x1bd0850_13, v0x1bd0850_14, v0x1bd0850_15, v0x1bd0850_16;
v0x1bd0850_17 .array/port v0x1bd0850, 17;
v0x1bd0850_18 .array/port v0x1bd0850, 18;
v0x1bd0850_19 .array/port v0x1bd0850, 19;
v0x1bd0850_20 .array/port v0x1bd0850, 20;
E_0x1bb26a0/5 .event anyedge, v0x1bd0850_17, v0x1bd0850_18, v0x1bd0850_19, v0x1bd0850_20;
v0x1bd0850_21 .array/port v0x1bd0850, 21;
v0x1bd0850_22 .array/port v0x1bd0850, 22;
v0x1bd0850_23 .array/port v0x1bd0850, 23;
v0x1bd0850_24 .array/port v0x1bd0850, 24;
E_0x1bb26a0/6 .event anyedge, v0x1bd0850_21, v0x1bd0850_22, v0x1bd0850_23, v0x1bd0850_24;
v0x1bd0850_25 .array/port v0x1bd0850, 25;
v0x1bd0850_26 .array/port v0x1bd0850, 26;
v0x1bd0850_27 .array/port v0x1bd0850, 27;
v0x1bd0850_28 .array/port v0x1bd0850, 28;
E_0x1bb26a0/7 .event anyedge, v0x1bd0850_25, v0x1bd0850_26, v0x1bd0850_27, v0x1bd0850_28;
v0x1bd0850_29 .array/port v0x1bd0850, 29;
v0x1bd0850_30 .array/port v0x1bd0850, 30;
v0x1bd0850_31 .array/port v0x1bd0850, 31;
v0x1bd0850_32 .array/port v0x1bd0850, 32;
E_0x1bb26a0/8 .event anyedge, v0x1bd0850_29, v0x1bd0850_30, v0x1bd0850_31, v0x1bd0850_32;
v0x1bd0850_33 .array/port v0x1bd0850, 33;
v0x1bd0850_34 .array/port v0x1bd0850, 34;
v0x1bd0850_35 .array/port v0x1bd0850, 35;
v0x1bd0850_36 .array/port v0x1bd0850, 36;
E_0x1bb26a0/9 .event anyedge, v0x1bd0850_33, v0x1bd0850_34, v0x1bd0850_35, v0x1bd0850_36;
v0x1bd0850_37 .array/port v0x1bd0850, 37;
v0x1bd0850_38 .array/port v0x1bd0850, 38;
v0x1bd0850_39 .array/port v0x1bd0850, 39;
v0x1bd0850_40 .array/port v0x1bd0850, 40;
E_0x1bb26a0/10 .event anyedge, v0x1bd0850_37, v0x1bd0850_38, v0x1bd0850_39, v0x1bd0850_40;
v0x1bd0850_41 .array/port v0x1bd0850, 41;
v0x1bd0850_42 .array/port v0x1bd0850, 42;
v0x1bd0850_43 .array/port v0x1bd0850, 43;
v0x1bd0850_44 .array/port v0x1bd0850, 44;
E_0x1bb26a0/11 .event anyedge, v0x1bd0850_41, v0x1bd0850_42, v0x1bd0850_43, v0x1bd0850_44;
v0x1bd0850_45 .array/port v0x1bd0850, 45;
v0x1bd0850_46 .array/port v0x1bd0850, 46;
v0x1bd0850_47 .array/port v0x1bd0850, 47;
v0x1bd0850_48 .array/port v0x1bd0850, 48;
E_0x1bb26a0/12 .event anyedge, v0x1bd0850_45, v0x1bd0850_46, v0x1bd0850_47, v0x1bd0850_48;
v0x1bd0850_49 .array/port v0x1bd0850, 49;
v0x1bd0850_50 .array/port v0x1bd0850, 50;
v0x1bd0850_51 .array/port v0x1bd0850, 51;
v0x1bd0850_52 .array/port v0x1bd0850, 52;
E_0x1bb26a0/13 .event anyedge, v0x1bd0850_49, v0x1bd0850_50, v0x1bd0850_51, v0x1bd0850_52;
v0x1bd0850_53 .array/port v0x1bd0850, 53;
v0x1bd0850_54 .array/port v0x1bd0850, 54;
v0x1bd0850_55 .array/port v0x1bd0850, 55;
v0x1bd0850_56 .array/port v0x1bd0850, 56;
E_0x1bb26a0/14 .event anyedge, v0x1bd0850_53, v0x1bd0850_54, v0x1bd0850_55, v0x1bd0850_56;
v0x1bd0850_57 .array/port v0x1bd0850, 57;
v0x1bd0850_58 .array/port v0x1bd0850, 58;
v0x1bd0850_59 .array/port v0x1bd0850, 59;
v0x1bd0850_60 .array/port v0x1bd0850, 60;
E_0x1bb26a0/15 .event anyedge, v0x1bd0850_57, v0x1bd0850_58, v0x1bd0850_59, v0x1bd0850_60;
v0x1bd0850_61 .array/port v0x1bd0850, 61;
v0x1bd0850_62 .array/port v0x1bd0850, 62;
v0x1bd0850_63 .array/port v0x1bd0850, 63;
v0x1bd0850_64 .array/port v0x1bd0850, 64;
E_0x1bb26a0/16 .event anyedge, v0x1bd0850_61, v0x1bd0850_62, v0x1bd0850_63, v0x1bd0850_64;
v0x1bd0850_65 .array/port v0x1bd0850, 65;
v0x1bd0850_66 .array/port v0x1bd0850, 66;
v0x1bd0850_67 .array/port v0x1bd0850, 67;
v0x1bd0850_68 .array/port v0x1bd0850, 68;
E_0x1bb26a0/17 .event anyedge, v0x1bd0850_65, v0x1bd0850_66, v0x1bd0850_67, v0x1bd0850_68;
v0x1bd0850_69 .array/port v0x1bd0850, 69;
v0x1bd0850_70 .array/port v0x1bd0850, 70;
v0x1bd0850_71 .array/port v0x1bd0850, 71;
v0x1bd0850_72 .array/port v0x1bd0850, 72;
E_0x1bb26a0/18 .event anyedge, v0x1bd0850_69, v0x1bd0850_70, v0x1bd0850_71, v0x1bd0850_72;
v0x1bd0850_73 .array/port v0x1bd0850, 73;
v0x1bd0850_74 .array/port v0x1bd0850, 74;
v0x1bd0850_75 .array/port v0x1bd0850, 75;
v0x1bd0850_76 .array/port v0x1bd0850, 76;
E_0x1bb26a0/19 .event anyedge, v0x1bd0850_73, v0x1bd0850_74, v0x1bd0850_75, v0x1bd0850_76;
v0x1bd0850_77 .array/port v0x1bd0850, 77;
v0x1bd0850_78 .array/port v0x1bd0850, 78;
v0x1bd0850_79 .array/port v0x1bd0850, 79;
v0x1bd0850_80 .array/port v0x1bd0850, 80;
E_0x1bb26a0/20 .event anyedge, v0x1bd0850_77, v0x1bd0850_78, v0x1bd0850_79, v0x1bd0850_80;
v0x1bd0850_81 .array/port v0x1bd0850, 81;
v0x1bd0850_82 .array/port v0x1bd0850, 82;
v0x1bd0850_83 .array/port v0x1bd0850, 83;
v0x1bd0850_84 .array/port v0x1bd0850, 84;
E_0x1bb26a0/21 .event anyedge, v0x1bd0850_81, v0x1bd0850_82, v0x1bd0850_83, v0x1bd0850_84;
v0x1bd0850_85 .array/port v0x1bd0850, 85;
v0x1bd0850_86 .array/port v0x1bd0850, 86;
v0x1bd0850_87 .array/port v0x1bd0850, 87;
v0x1bd0850_88 .array/port v0x1bd0850, 88;
E_0x1bb26a0/22 .event anyedge, v0x1bd0850_85, v0x1bd0850_86, v0x1bd0850_87, v0x1bd0850_88;
v0x1bd0850_89 .array/port v0x1bd0850, 89;
v0x1bd0850_90 .array/port v0x1bd0850, 90;
v0x1bd0850_91 .array/port v0x1bd0850, 91;
v0x1bd0850_92 .array/port v0x1bd0850, 92;
E_0x1bb26a0/23 .event anyedge, v0x1bd0850_89, v0x1bd0850_90, v0x1bd0850_91, v0x1bd0850_92;
v0x1bd0850_93 .array/port v0x1bd0850, 93;
v0x1bd0850_94 .array/port v0x1bd0850, 94;
v0x1bd0850_95 .array/port v0x1bd0850, 95;
v0x1bd0850_96 .array/port v0x1bd0850, 96;
E_0x1bb26a0/24 .event anyedge, v0x1bd0850_93, v0x1bd0850_94, v0x1bd0850_95, v0x1bd0850_96;
v0x1bd0850_97 .array/port v0x1bd0850, 97;
v0x1bd0850_98 .array/port v0x1bd0850, 98;
v0x1bd0850_99 .array/port v0x1bd0850, 99;
v0x1bd0850_100 .array/port v0x1bd0850, 100;
E_0x1bb26a0/25 .event anyedge, v0x1bd0850_97, v0x1bd0850_98, v0x1bd0850_99, v0x1bd0850_100;
v0x1bd0850_101 .array/port v0x1bd0850, 101;
v0x1bd0850_102 .array/port v0x1bd0850, 102;
v0x1bd0850_103 .array/port v0x1bd0850, 103;
v0x1bd0850_104 .array/port v0x1bd0850, 104;
E_0x1bb26a0/26 .event anyedge, v0x1bd0850_101, v0x1bd0850_102, v0x1bd0850_103, v0x1bd0850_104;
v0x1bd0850_105 .array/port v0x1bd0850, 105;
v0x1bd0850_106 .array/port v0x1bd0850, 106;
v0x1bd0850_107 .array/port v0x1bd0850, 107;
v0x1bd0850_108 .array/port v0x1bd0850, 108;
E_0x1bb26a0/27 .event anyedge, v0x1bd0850_105, v0x1bd0850_106, v0x1bd0850_107, v0x1bd0850_108;
v0x1bd0850_109 .array/port v0x1bd0850, 109;
v0x1bd0850_110 .array/port v0x1bd0850, 110;
v0x1bd0850_111 .array/port v0x1bd0850, 111;
v0x1bd0850_112 .array/port v0x1bd0850, 112;
E_0x1bb26a0/28 .event anyedge, v0x1bd0850_109, v0x1bd0850_110, v0x1bd0850_111, v0x1bd0850_112;
v0x1bd0850_113 .array/port v0x1bd0850, 113;
v0x1bd0850_114 .array/port v0x1bd0850, 114;
v0x1bd0850_115 .array/port v0x1bd0850, 115;
v0x1bd0850_116 .array/port v0x1bd0850, 116;
E_0x1bb26a0/29 .event anyedge, v0x1bd0850_113, v0x1bd0850_114, v0x1bd0850_115, v0x1bd0850_116;
v0x1bd0850_117 .array/port v0x1bd0850, 117;
v0x1bd0850_118 .array/port v0x1bd0850, 118;
v0x1bd0850_119 .array/port v0x1bd0850, 119;
v0x1bd0850_120 .array/port v0x1bd0850, 120;
E_0x1bb26a0/30 .event anyedge, v0x1bd0850_117, v0x1bd0850_118, v0x1bd0850_119, v0x1bd0850_120;
v0x1bd0850_121 .array/port v0x1bd0850, 121;
v0x1bd0850_122 .array/port v0x1bd0850, 122;
v0x1bd0850_123 .array/port v0x1bd0850, 123;
v0x1bd0850_124 .array/port v0x1bd0850, 124;
E_0x1bb26a0/31 .event anyedge, v0x1bd0850_121, v0x1bd0850_122, v0x1bd0850_123, v0x1bd0850_124;
v0x1bd0850_125 .array/port v0x1bd0850, 125;
v0x1bd0850_126 .array/port v0x1bd0850, 126;
v0x1bd0850_127 .array/port v0x1bd0850, 127;
E_0x1bb26a0/32 .event anyedge, v0x1bd0850_125, v0x1bd0850_126, v0x1bd0850_127;
E_0x1bb26a0 .event/or E_0x1bb26a0/0, E_0x1bb26a0/1, E_0x1bb26a0/2, E_0x1bb26a0/3, E_0x1bb26a0/4, E_0x1bb26a0/5, E_0x1bb26a0/6, E_0x1bb26a0/7, E_0x1bb26a0/8, E_0x1bb26a0/9, E_0x1bb26a0/10, E_0x1bb26a0/11, E_0x1bb26a0/12, E_0x1bb26a0/13, E_0x1bb26a0/14, E_0x1bb26a0/15, E_0x1bb26a0/16, E_0x1bb26a0/17, E_0x1bb26a0/18, E_0x1bb26a0/19, E_0x1bb26a0/20, E_0x1bb26a0/21, E_0x1bb26a0/22, E_0x1bb26a0/23, E_0x1bb26a0/24, E_0x1bb26a0/25, E_0x1bb26a0/26, E_0x1bb26a0/27, E_0x1bb26a0/28, E_0x1bb26a0/29, E_0x1bb26a0/30, E_0x1bb26a0/31, E_0x1bb26a0/32;
S_0x1bd0290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1bcfa70;
 .timescale 0 0;
v0x1bd0490_0 .var/2s "i", 31 0;
S_0x1bd2360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1baa820;
 .timescale -12 -12;
E_0x1bb2990 .event anyedge, v0x1bd3160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bd3160_0;
    %nor/r;
    %assign/vec4 v0x1bd3160_0, 0;
    %wait E_0x1bb2990;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bcd820;
T_4 ;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf0d0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1bcf370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcec20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1bceb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcddd0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1bcda90;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bce2d0;
    %join;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcec20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1bceb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcec20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1bcf370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf0d0_0, 0;
    %wait E_0x1b4f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6c8a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6c8a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bce2d0;
    %join;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1bceb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcec20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1bcf370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf0d0_0, 0;
    %wait E_0x1b4f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcecf0_0, 0;
    %wait E_0x1b6c8a0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6c8a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %wait E_0x1b6c8a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6c8a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bce2d0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6caf0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1bcf5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcf500_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1bcf370_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1bceb80_0, 0;
    %assign/vec4 v0x1bcec20_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1bcef40_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1bcf0d0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b5c790;
T_5 ;
    %wait E_0x1b6d650;
    %load/vec4 v0x1bccaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1b62b50;
    %jmp t_0;
    .scope S_0x1b62b50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b9a310_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1b9a310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1b9a310_0;
    %store/vec4a v0x1bccc20, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1b9a310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b9a310_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1b5c790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1bccdc0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1bcd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1bccdc0_0;
    %load/vec4 v0x1bcd060_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1bccdc0_0, 0;
T_5.5 ;
    %load/vec4 v0x1bcd600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bccc20, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1bcd540_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bccc20, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bccc20, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bccc20, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1bcd540_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bccc20, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1bcd2c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bccc20, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1bcd3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1bcd1e0_0;
    %load/vec4 v0x1bcd540_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1bccdc0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1bcfa70;
T_6 ;
    %wait E_0x1bb26a0;
    %load/vec4 v0x1bd1c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1bd1a40_0;
    %load/vec4 v0x1bd07b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bd0850, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1bd1b50_0, 0, 1;
    %load/vec4 v0x1bd07b0_0;
    %store/vec4 v0x1bd1910_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd1b50_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1bd1910_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1bcfa70;
T_7 ;
    %wait E_0x1b6d650;
    %load/vec4 v0x1bd0590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1bd07b0_0, 0;
    %fork t_3, S_0x1bd0290;
    %jmp t_2;
    .scope S_0x1bd0290;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bd0490_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1bd0490_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1bd0490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bd0850, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd0490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bd0490_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1bcfa70;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1bd20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1bd1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bd0850, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bd0850, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bd0850, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bd0850, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1bd0850, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1bd1eb0_0;
    %load/vec4 v0x1bd1d00_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bd0850, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1bd1dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1bd1d00_0;
    %assign/vec4 v0x1bd07b0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1bd07b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1bd1fc0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1bd07b0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1baa820;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd2bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd3160_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1baa820;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bd2bb0_0;
    %inv;
    %store/vec4 v0x1bd2bb0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1baa820;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bce9e0_0, v0x1bd33d0_0, v0x1bd2bb0_0, v0x1bd2b10_0, v0x1bd3020_0, v0x1bd2e40_0, v0x1bd3730_0, v0x1bd3690_0, v0x1bd3530_0, v0x1bd3470_0, v0x1bd35d0_0, v0x1bd2f80_0, v0x1bd2ee0_0, v0x1bd2da0_0, v0x1bd2c50_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1baa820;
T_11 ;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1baa820;
T_12 ;
    %wait E_0x1b6caf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd30c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
    %load/vec4 v0x1bd3220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd30c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1bd2f80_0;
    %load/vec4 v0x1bd2f80_0;
    %load/vec4 v0x1bd2ee0_0;
    %xor;
    %load/vec4 v0x1bd2f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1bd2da0_0;
    %load/vec4 v0x1bd2da0_0;
    %load/vec4 v0x1bd2c50_0;
    %xor;
    %load/vec4 v0x1bd2da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1bd30c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd30c0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response18/top_module.sv";
