E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ALU.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ALU.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ff_lib.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ff_lib.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module dff
-- Compiling module dffr
-- Compiling module dffre

Top level modules:
	dff
	dffr
	dffre

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/ISE/DataRAM.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/ISE/DataRAM.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module DataRAM

Top level modules:
	DataRAM

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/EX.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/EX.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module EX

Top level modules:
	EX

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ID.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ID.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module ID

Top level modules:
	ID

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module adder_32bits
-- Compiling module mux_2to1
-- Compiling module adder_4bits
-- Compiling module adder_select

Top level modules:
	adder_32bits

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/IF.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/IF.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module IF

Top level modules:
	IF

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/MipsPipelineCPU.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/MipsPipelineCPU.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module MipsPipelineCPU

Top level modules:
	MipsPipelineCPU

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/InstructionROM.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/InstructionROM.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module InstructionROM

Top level modules:
	InstructionROM

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Registers.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Registers.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module Registers

Top level modules:
	Registers

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/select_binvert.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/select_binvert.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module select_Binvert

Top level modules:
	select_Binvert

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/top/top_tb.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/top/top_tb.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module top_tb_v

Top level modules:
	top_tb_v

} {} {}} E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Decode.v {1 {vlog -work work -novopt -nocovercells E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Decode.v
Model Technology ModelSim SE vlog 6.5 Compiler 2009.01 Jan 22 2009
-- Compiling module Decode

Top level modules:
	Decode

} {} {}}
