{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 09:01:21 2012 " "Info: Processing started: Thu Oct 18 09:01:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_txd_bdf -c uart_txd_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_txd_bdf -c uart_txd_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_2ms " "Info: Detected ripple clock \"clock:inst\|clk_key_2ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_20ms " "Info: Detected ripple clock \"clock:inst\|clk_key_20ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_20ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_txd_sig " "Info: Detected ripple clock \"clock:inst\|clk_txd_sig\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_txd_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register key:inst2\|row_sig\[1\] register key:inst2\|A_SIG 107.04 MHz 9.342 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 107.04 MHz between source register \"key:inst2\|row_sig\[1\]\" and destination register \"key:inst2\|A_SIG\" (period= 9.342 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.999 ns + Longest register register " "Info: + Longest register to register delay is 6.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key:inst2\|row_sig\[1\] 1 REG LC_X5_Y5_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2\|row_sig\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:inst2|row_sig[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.740 ns) 2.761 ns key:inst2\|A_SIG~0 2 COMB LC_X4_Y7_N0 1 " "Info: 2: + IC(2.021 ns) + CELL(0.740 ns) = 2.761 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'key:inst2\|A_SIG~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { key:inst2|row_sig[1] key:inst2|A_SIG~0 } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.647 ns) + CELL(0.591 ns) 6.999 ns key:inst2\|A_SIG 3 REG LC_X16_Y10_N0 7 " "Info: 3: + IC(3.647 ns) + CELL(0.591 ns) = 6.999 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 19.02 % ) " "Info: Total cell delay = 1.331 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.668 ns ( 80.98 % ) " "Info: Total interconnect delay = 5.668 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.999 ns" { key:inst2|row_sig[1] key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.999 ns" { key:inst2|row_sig[1] {} key:inst2|A_SIG~0 {} key:inst2|A_SIG {} } { 0.000ns 2.021ns 3.647ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.634 ns - Smallest " "Info: - Smallest clock skew is -1.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.634 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X13_Y3_N4 21 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.521 ns) + CELL(0.918 ns) 8.634 ns key:inst2\|A_SIG 3 REG LC_X16_Y10_N0 7 " "Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.09 % ) " "Info: Total cell delay = 3.375 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 60.91 % ) " "Info: Total interconnect delay = 5.259 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.268 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_20ms 2 REG LC_X9_Y10_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'clock:inst\|clk_key_20ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_20ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.155 ns) + CELL(0.918 ns) 10.268 ns key:inst2\|row_sig\[1\] 3 REG LC_X5_Y5_N8 3 " "Info: 3: + IC(5.155 ns) + CELL(0.918 ns) = 10.268 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2\|row_sig\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.87 % ) " "Info: Total cell delay = 3.375 ns ( 32.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 67.13 % ) " "Info: Total interconnect delay = 6.893 ns ( 67.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { clk_in clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst2|row_sig[1] {} } { 0.000ns 0.000ns 1.738ns 5.155ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { clk_in clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst2|row_sig[1] {} } { 0.000ns 0.000ns 1.738ns 5.155ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.999 ns" { key:inst2|row_sig[1] key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.999 ns" { key:inst2|row_sig[1] {} key:inst2|A_SIG~0 {} key:inst2|A_SIG {} } { 0.000ns 2.021ns 3.647ns } { 0.000ns 0.740ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { clk_in clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst2|row_sig[1] {} } { 0.000ns 0.000ns 1.738ns 5.155ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:inst2\|A_SIG col\[0\] clk_in 1.352 ns register " "Info: tsu for register \"key:inst2\|A_SIG\" (data pin = \"col\[0\]\", clock pin = \"clk_in\") is 1.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.653 ns + Longest pin register " "Info: + Longest pin to register delay is 9.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[0\] 1 PIN PIN_40 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 5; PIN Node = 'col\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[0] } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 272 8 176 288 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.083 ns) + CELL(0.200 ns) 5.415 ns key:inst2\|A_SIG~0 2 COMB LC_X4_Y7_N0 1 " "Info: 2: + IC(4.083 ns) + CELL(0.200 ns) = 5.415 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'key:inst2\|A_SIG~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { col[0] key:inst2|A_SIG~0 } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.647 ns) + CELL(0.591 ns) 9.653 ns key:inst2\|A_SIG 3 REG LC_X16_Y10_N0 7 " "Info: 3: + IC(3.647 ns) + CELL(0.591 ns) = 9.653 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 19.92 % ) " "Info: Total cell delay = 1.923 ns ( 19.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.730 ns ( 80.08 % ) " "Info: Total interconnect delay = 7.730 ns ( 80.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { col[0] key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { col[0] {} col[0]~combout {} key:inst2|A_SIG~0 {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 4.083ns 3.647ns } { 0.000ns 1.132ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.634 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X13_Y3_N4 21 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.521 ns) + CELL(0.918 ns) 8.634 ns key:inst2\|A_SIG 3 REG LC_X16_Y10_N0 7 " "Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2\|A_SIG'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.09 % ) " "Info: Total cell delay = 3.375 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 60.91 % ) " "Info: Total interconnect delay = 5.259 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.653 ns" { col[0] key:inst2|A_SIG~0 key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.653 ns" { col[0] {} col[0]~combout {} key:inst2|A_SIG~0 {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 4.083ns 3.647ns } { 0.000ns 1.132ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|A_SIG } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|A_SIG {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in row\[1\] key:inst2\|row_sig\[1\] 15.065 ns register " "Info: tco from clock \"clk_in\" to destination pin \"row\[1\]\" through register \"key:inst2\|row_sig\[1\]\" is 15.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.268 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_20ms 2 REG LC_X9_Y10_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'clock:inst\|clk_key_20ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_20ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.155 ns) + CELL(0.918 ns) 10.268 ns key:inst2\|row_sig\[1\] 3 REG LC_X5_Y5_N8 3 " "Info: 3: + IC(5.155 ns) + CELL(0.918 ns) = 10.268 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2\|row_sig\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.87 % ) " "Info: Total cell delay = 3.375 ns ( 32.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 67.13 % ) " "Info: Total interconnect delay = 6.893 ns ( 67.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { clk_in clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst2|row_sig[1] {} } { 0.000ns 0.000ns 1.738ns 5.155ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.421 ns + Longest register pin " "Info: + Longest register to pin delay is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key:inst2\|row_sig\[1\] 1 REG LC_X5_Y5_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2\|row_sig\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:inst2|row_sig[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(2.322 ns) 4.421 ns row\[1\] 2 PIN PIN_42 0 " "Info: 2: + IC(2.099 ns) + CELL(2.322 ns) = 4.421 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'row\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { key:inst2|row_sig[1] row[1] } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 56 560 736 72 "row\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 52.52 % ) " "Info: Total cell delay = 2.322 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.099 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { key:inst2|row_sig[1] row[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { key:inst2|row_sig[1] {} row[1] {} } { 0.000ns 2.099ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { clk_in clock:inst|clk_key_20ms key:inst2|row_sig[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst2|row_sig[1] {} } { 0.000ns 0.000ns 1.738ns 5.155ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { key:inst2|row_sig[1] row[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { key:inst2|row_sig[1] {} row[1] {} } { 0.000ns 2.099ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst2\|col_tmp\[1\] col\[1\] clk_in 4.356 ns register " "Info: th for register \"key:inst2\|col_tmp\[1\]\" (data pin = \"col\[1\]\", clock pin = \"clk_in\") is 4.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.634 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 24 -80 88 40 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X13_Y3_N4 21 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.521 ns) + CELL(0.918 ns) 8.634 ns key:inst2\|col_tmp\[1\] 3 REG LC_X4_Y7_N4 1 " "Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; REG Node = 'key:inst2\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { clock:inst|clk_key_2ms key:inst2|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.09 % ) " "Info: Total cell delay = 3.375 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 60.91 % ) " "Info: Total interconnect delay = 5.259 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.499 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[1\] 1 PIN PIN_38 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 5; PIN Node = 'col\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[1] } "NODE_NAME" } } { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 272 8 176 288 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.776 ns) + CELL(0.591 ns) 4.499 ns key:inst2\|col_tmp\[1\] 2 REG LC_X4_Y7_N4 1 " "Info: 2: + IC(2.776 ns) + CELL(0.591 ns) = 4.499 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; REG Node = 'key:inst2\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { col[1] key:inst2|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 38.30 % ) " "Info: Total cell delay = 1.723 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.776 ns ( 61.70 % ) " "Info: Total interconnect delay = 2.776 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { col[1] key:inst2|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { col[1] {} col[1]~combout {} key:inst2|col_tmp[1] {} } { 0.000ns 0.000ns 2.776ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { clk_in clock:inst|clk_key_2ms key:inst2|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst2|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.521ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { col[1] key:inst2|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { col[1] {} col[1]~combout {} key:inst2|col_tmp[1] {} } { 0.000ns 0.000ns 2.776ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 09:01:21 2012 " "Info: Processing ended: Thu Oct 18 09:01:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
