// Seed: 2123587872
module module_0 (
    input wor id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input wor id_10,
    input wand id_11,
    input uwire id_12,
    input wire id_13,
    output uwire id_14,
    input tri1 id_15,
    output wand id_16,
    input supply1 id_17
);
  wire id_19;
  assign module_1.id_0 = 0;
  wire id_20;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  wor   id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  wire id_9;
  wire [-1 : 1] id_10;
  wire id_11;
  always @(posedge id_2 or negedge -1) id_0 <= "";
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5,
      id_7,
      id_7,
      id_2,
      id_5,
      id_2,
      id_7,
      id_5,
      id_2,
      id_1,
      id_3,
      id_1,
      id_6
  );
  localparam id_12 = {1, -1};
  logic [1 : 1  ==  -1 'b0] id_13;
endmodule
