
---------- Begin Simulation Statistics ----------
final_tick                                69986017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 536326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660244                       # Number of bytes of host memory used
host_op_rate                                   949052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.32                       # Real time elapsed on the host
host_tick_rate                             1544114733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24308330                       # Number of instructions simulated
sim_ops                                      43015035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069986                       # Number of seconds simulated
sim_ticks                                 69986017000                       # Number of ticks simulated
system.cpu.Branches                           1784667                       # Number of branches fetched
system.cpu.committedInsts                    24308330                       # Number of instructions committed
system.cpu.committedOps                      43015035                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153371                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67132                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29675459                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         69986017                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               69986016.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9220057                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716764                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772710                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88180                       # Number of float alu accesses
system.cpu.num_fp_insts                         88180                       # number of float instructions
system.cpu.num_fp_register_reads               138096                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76749                       # number of times the floating registers were written
system.cpu.num_func_calls                        3652                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42832497                       # Number of integer alu accesses
system.cpu.num_int_insts                     42832497                       # number of integer instructions
system.cpu.num_int_register_reads            84419014                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342649                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153143                       # Number of load instructions
system.cpu.num_mem_refs                       5220052                       # number of memory refs
system.cpu.num_store_insts                      66909                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123874      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300719     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134469     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62176      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18674      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4733      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015942                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6544                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1082                       # Transaction distribution
system.membus.trans_dist::ReadExReq               527                       # Transaction distribution
system.membus.trans_dist::ReadExResp              527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1082                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       102976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       102976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  102976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1609                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1609000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8551250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2403                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2038                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               979                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1124                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1124                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2403                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2056                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8015                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10071                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        49280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       306880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   356160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3527                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000284                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016838                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3526     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3527                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             10620000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8271000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2310000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst     29674689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29674689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29674689                       # number of overall hits
system.cpu.icache.overall_hits::total        29674689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70136000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70136000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70136000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70136000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29675459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29675459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29675459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29675459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91085.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91085.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91085.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91085.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68596000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68596000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89085.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89085.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                    516                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29674689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29674689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70136000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70136000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29675459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29675459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91085.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91085.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.820163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29675459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38539.557143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.820163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59351688                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59351688                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5216544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5216544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5216838                       # number of overall hits
system.cpu.dcache.overall_hits::total         5216838                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2757                       # number of overall misses
system.cpu.dcache.overall_misses::total          2757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    133267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    133267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    133267000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    133267000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5219147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51197.464464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51197.464464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48337.685890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48337.685890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2038                       # number of writebacks
system.cpu.dcache.writebacks::total              2038                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    128061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    128061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    139954000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    139954000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49197.464464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49197.464464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50763.148350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50763.148350                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5151444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5151444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     64606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     64606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5152923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5152923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43682.217715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43682.217715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     61648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     61648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41682.217715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41682.217715                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68661000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68661000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61086.298932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61086.298932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66413000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66413000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59086.298932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59086.298932                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          154                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          154                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.343750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.343750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          154                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          154                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11893000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11893000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77227.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77227.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.813019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5219595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1893.215452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.813019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10441947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10441947                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  69986017000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             121                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1797                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1918                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            121                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1797                       # number of overall hits
system.l2cache.overall_hits::total               1918                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           649                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           960                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1609                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          649                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          960                       # number of overall misses
system.l2cache.overall_misses::total             1609                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     63740000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     92625000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    156365000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     63740000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     92625000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    156365000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          770                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2757                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3527                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          770                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2757                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3527                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.842857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.348205                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.456195                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.842857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.348205                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.456195                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98212.634823                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 96484.375000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 97181.479180                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98212.634823                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 96484.375000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 97181.479180                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          960                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1609                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          960                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1609                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     50760000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     73425000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    124185000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     50760000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     73425000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    124185000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.842857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.348205                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.456195                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.842857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.348205                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.456195                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78212.634823                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 76484.375000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77181.479180                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78212.634823                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 76484.375000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77181.479180                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2038                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2038                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2038                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2038                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          597                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              597                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          527                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            527                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50504000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50504000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1124                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1124                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.468861                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.468861                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 95833.017078                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 95833.017078                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     39964000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     39964000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.468861                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.468861                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75833.017078                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75833.017078                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          121                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1200                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1321                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          649                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          433                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1082                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     63740000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     42121000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    105861000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          770                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1633                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2403                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.842857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.265156                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.450270                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98212.634823                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 97277.136259                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97838.262477                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          649                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          433                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1082                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     50760000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     33461000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     84221000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.842857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.265156                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.450270                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78212.634823                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77277.136259                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77838.262477                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1329.620707                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6543                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1609                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.066501                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   515.452223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   814.168485                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.031461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.049693                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.081154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1609                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1332                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.098206                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                53953                       # Number of tag accesses
system.l2cache.tags.data_accesses               53953                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           41536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           61440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              102976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        41536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          41536                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              649                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              960                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1609                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             593490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             877890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1471380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        593490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            593490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            593490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            877890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1471380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       649.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                21194                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1609                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                204                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                281                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                294                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      11450250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     8045000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 41619000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7116.38                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25866.38                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1272                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.06                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1609                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1603                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          335                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     304.525373                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    196.542963                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    295.272956                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            96     28.66%     28.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           91     27.16%     55.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           53     15.82%     71.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           23      6.87%     78.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      5.67%     84.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      4.78%     88.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      1.19%     90.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.19%     91.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      8.66%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           335                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  102976                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   102976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          1.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    69985916000                       # Total gap between requests
system.mem_ctrl.avgGap                    43496529.52                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        41536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        61440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 593489.982434634119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 877889.650442601996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          649                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          960                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17445250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24173750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26880.20                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25180.99                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     79.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              4626720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5524384320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1133439870                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       25920155040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         32583841605                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         465.576454                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  67376145000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2336880000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    272992000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy                842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              6861540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5524384320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1107236970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       25942220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         32583145320                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         465.566505                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  67433667500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2336880000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    215469500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  69986017000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
