--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/dcm_main/CLK0
  Logical resource: LVDS/dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: LVDS/clkdcm
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Logical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Location pin: BUFIO2_X0Y16.I
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/dcm_main/CLKIN
  Logical resource: LVDS/dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: LVDS/dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/dcm_main/CLK0
  Logical resource: LVDS/dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: LVDS/clkdcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/clk6x" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 1.33 to 13.333 nS and duty 
cycle corrected to HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 540 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------
Slack:                  9.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.362   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.341ns logic, 2.232ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  9.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.361   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (1.340ns logic, 2.232ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  9.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.571ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.360   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_7
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.339ns logic, 2.232ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  9.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.340   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.319ns logic, 2.232ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.324   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.303ns logic, 2.232ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  9.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.362   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.288ns logic, 2.230ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  9.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.361   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.287ns logic, 2.230ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  9.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.516ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.360   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_7
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.286ns logic, 2.230ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  9.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorY_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.295   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.274ns logic, 2.232ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  9.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.340   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.266ns logic, 2.230ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  9.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.362   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.029ns logic, 2.452ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  9.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.480ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.324   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.250ns logic, 2.230ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  9.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.361   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.028ns logic, 2.452ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  9.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.360   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_7
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.027ns logic, 2.452ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  9.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_10 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.340   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_10
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.007ns logic, 2.452ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  9.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorY_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.578 - 0.636)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.295   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.221ns logic, 2.230ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  9.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_8 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.324   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.991ns logic, 2.452ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  9.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/ContadorY_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/ContadorY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X7Y13.C1       net (fanout=4)        1.292   LVDS/ContadorX<5>
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.295   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_6
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.962ns logic, 2.452ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  9.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X6Y13.SR       net (fanout=8)        0.979   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X6Y13.CLK      Tsrck                 0.421   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.400ns logic, 2.051ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  9.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_0 (FF)
  Destination:          LVDS/ContadorX_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_0 to LVDS/ContadorX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_0
    SLICE_X7Y14.A4       net (fanout=3)        0.621   LVDS/ContadorX<0>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X6Y13.SR       net (fanout=8)        0.979   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X6Y13.CLK      Tsrck                 0.407   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_3
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.386ns logic, 2.051ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  9.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/ContadorX_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/ContadorX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X7Y14.A1       net (fanout=13)       0.619   LVDS/ContadorX<9>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X6Y13.SR       net (fanout=8)        0.979   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X6Y13.CLK      Tsrck                 0.421   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.347ns logic, 2.049ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  9.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X7Y14.A2       net (fanout=4)        0.448   LVDS/ContadorX<6>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.362   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.288ns logic, 2.059ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  9.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_10 (FF)
  Destination:          LVDS/ContadorY_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.578 - 0.634)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_10 to LVDS/ContadorY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_10
    SLICE_X7Y14.A3       net (fanout=4)        0.465   LVDS/ContadorX<10>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.362   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_9
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.271ns logic, 2.076ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  9.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/ContadorY_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/ContadorY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X7Y14.A2       net (fanout=4)        0.448   LVDS/ContadorX<6>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.361   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.287ns logic, 2.059ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  9.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/ContadorY_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.578 - 0.635)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/clk6x_BUFG rising at 13.333ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.466ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/ContadorY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X7Y14.A2       net (fanout=4)        0.448   LVDS/ContadorX<6>
    SLICE_X7Y14.A        Tilo                  0.259   N2
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>_SW0
    SLICE_X7Y13.C3       net (fanout=1)        0.451   N2
    SLICE_X7Y13.C        Tilo                  0.259   LVDS/ContadorX<10>
                                                       LVDS/GND_82_o_GND_82_o_equal_13_o<10>
    SLICE_X17Y13.CE      net (fanout=8)        1.160   LVDS/GND_82_o_GND_82_o_equal_13_o
    SLICE_X17Y13.CLK     Tceck                 0.360   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_7
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.286ns logic, 2.059ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/clk6x" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 5.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 13.333ns
  Low pulse: 6.666ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 5.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 10.663ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/dcm_main/CLKFX
  Logical resource: LVDS/dcm_main/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: LVDS/clk6x
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/clk6x_BUFG/I0
  Logical resource: LVDS/clk6x_BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: LVDS/clk6x
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<3>/CLK
  Logical resource: LVDS/ContadorX_2/CK
  Location pin: SLICE_X6Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<3>/CLK
  Logical resource: LVDS/ContadorX_3/CK
  Location pin: SLICE_X6Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_4/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_5/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<6>/CLK
  Logical resource: LVDS/ContadorX_6/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/ContadorX<9>/CLK
  Logical resource: LVDS/ContadorX_9/CK
  Location pin: SLICE_X6Y15.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/Red_4/CLK
  Logical resource: LVDS/Red_3/CK
  Location pin: SLICE_X2Y3.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/Red_4/CLK
  Logical resource: LVDS/Red_4/CK
  Location pin: SLICE_X2Y3.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/Red_5/CLK
  Logical resource: LVDS/Red_5/CK
  Location pin: SLICE_X2Y4.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/Green_5/CLK
  Logical resource: LVDS/Green_5/CK
  Location pin: SLICE_X6Y2.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/Green_4/CLK
  Logical resource: LVDS/Green_3/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/Green_4/CLK
  Logical resource: LVDS/Green_4/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/Blue_5/CLK
  Logical resource: LVDS/Blue_5/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/Blue_4/CLK
  Logical resource: LVDS/Blue_3/CK
  Location pin: SLICE_X3Y5.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/Blue_4/CLK
  Logical resource: LVDS/Blue_4/CK
  Location pin: SLICE_X3Y5.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_0/CK
  Location pin: SLICE_X7Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_7/CK
  Location pin: SLICE_X7Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_8/CK
  Location pin: SLICE_X7Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_1/CK
  Location pin: SLICE_X7Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/ContadorX<10>/CLK
  Logical resource: LVDS/ContadorX_10/CK
  Location pin: SLICE_X7Y13.CLK
  Clock network: LVDS/clk6x_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"LVDS/videoencoder/clockgenerator/clkdcm" derived from  PERIOD analysis for net 
"LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied 
by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS   duty cycle 
corrected to 13.333 nS  HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.179ns.
--------------------------------------------------------------------------------
Slack:                  8.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_3 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_3 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.408   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_3
    SLICE_X8Y13.D1       net (fanout=4)        0.905   LVDS/ContadorX<3>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.192ns logic, 3.046ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  8.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_3 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_3 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.408   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_3
    SLICE_X8Y13.D1       net (fanout=4)        0.905   LVDS/ContadorX<3>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.097ns logic, 3.046ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_4 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_4
    SLICE_X8Y13.D3       net (fanout=4)        0.763   LVDS/ContadorX<4>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.192ns logic, 2.904ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  8.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X8Y13.D6       net (fanout=4)        0.752   LVDS/ContadorX<5>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.192ns logic, 2.893ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  8.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_2 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.CQ       Tcko                  0.408   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    SLICE_X8Y13.D2       net (fanout=4)        0.723   LVDS/ContadorX<2>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.192ns logic, 2.864ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  8.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_7 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_7 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_7
    SLICE_X10Y13.D1      net (fanout=22)       0.918   LVDS/ContadorX<7>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.177ns logic, 2.872ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  8.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      4.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_4 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_4
    SLICE_X8Y13.D3       net (fanout=4)        0.763   LVDS/ContadorX<4>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (1.097ns logic, 2.904ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  8.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X8Y13.D5       net (fanout=4)        0.663   LVDS/ContadorX<6>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.192ns logic, 2.804ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  8.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_5 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_5 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_5
    SLICE_X8Y13.D6       net (fanout=4)        0.752   LVDS/ContadorX<5>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.097ns logic, 2.893ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  8.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_2 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.CQ       Tcko                  0.408   LVDS/ContadorX<3>
                                                       LVDS/ContadorX_2
    SLICE_X8Y13.D2       net (fanout=4)        0.723   LVDS/ContadorX<2>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.097ns logic, 2.864ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  8.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_7 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_7 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_7
    SLICE_X10Y13.D1      net (fanout=22)       0.918   LVDS/ContadorX<7>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.082ns logic, 2.872ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  8.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_1 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1
    SLICE_X8Y13.D4       net (fanout=4)        0.535   LVDS/ContadorX<1>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.245ns logic, 2.676ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  8.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.503ns (0.676 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X8Y13.D5       net (fanout=4)        0.663   LVDS/ContadorX<6>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.097ns logic, 2.804ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  8.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.465ns (0.676 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_8 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.BQ      Tcko                  0.391   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    SLICE_X15Y13.B2      net (fanout=4)        0.896   LVDS/ContadorY<8>
    SLICE_X15Y13.BMUX    Tilo                  0.313   LVDS/ContadorY<4>
                                                       LVDS/DataEnable1
    SLICE_X13Y5.A4       net (fanout=1)        0.903   LVDS/DataEnable1
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.285ns logic, 2.630ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  8.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_8 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.BQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_8
    SLICE_X10Y13.D3      net (fanout=22)       0.728   LVDS/ContadorX<8>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.177ns logic, 2.682ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  8.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.506ns (0.673 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X10Y13.D5      net (fanout=4)        0.705   LVDS/ContadorX<6>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.194ns logic, 2.659ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  8.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_10 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_10
    SLICE_X10Y13.D4      net (fanout=4)        0.713   LVDS/ContadorX<10>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.177ns logic, 2.667ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  8.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_1 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1
    SLICE_X8Y13.D4       net (fanout=4)        0.535   LVDS/ContadorX<1>
    SLICE_X8Y13.D        Tilo                  0.203   LVDS/DataEnable2
                                                       LVDS/DataEnable2
    SLICE_X13Y5.A3       net (fanout=1)        1.310   LVDS/DataEnable2
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.150ns logic, 2.676ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  8.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.502ns (0.676 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_10 to LVDS/videoencoder/channel3_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_10
    SLICE_X13Y5.A2       net (fanout=4)        2.011   LVDS/ContadorX<10>
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux711
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.972ns logic, 2.842ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_1 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DMUX     Tshcko                0.461   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_1
    SLICE_X7Y13.B2       net (fanout=4)        0.629   LVDS/ContadorX<1>
    SLICE_X7Y13.BMUX     Tilo                  0.313   LVDS/ContadorX<10>
                                                       LVDS/_n01464_SW0
    SLICE_X13Y6.A3       net (fanout=1)        1.309   N10
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.355ns logic, 2.432ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  8.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorY_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.465ns (0.676 - 1.141)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorY_8 to LVDS/videoencoder/channel3_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.BQ      Tcko                  0.391   LVDS/ContadorY<10>
                                                       LVDS/ContadorY_8
    SLICE_X15Y13.B2      net (fanout=4)        0.896   LVDS/ContadorY<8>
    SLICE_X15Y13.BMUX    Tilo                  0.313   LVDS/ContadorY<4>
                                                       LVDS/DataEnable1
    SLICE_X13Y5.A4       net (fanout=1)        0.903   LVDS/DataEnable1
    SLICE_X13Y5.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/DataEnable3
    SLICE_X13Y5.B3       net (fanout=1)        0.831   LVDS/DataEnable
    SLICE_X13Y5.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/mux1101
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.190ns logic, 2.630ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_8 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.BQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_8
    SLICE_X10Y13.D3      net (fanout=22)       0.728   LVDS/ContadorX<8>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.082ns logic, 2.682ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  8.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_6 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.758ns (Levels of Logic = 3)
  Clock Path Skew:      -0.506ns (0.673 - 1.179)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_6 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.CQ       Tcko                  0.408   LVDS/ContadorX<6>
                                                       LVDS/ContadorX_6
    SLICE_X10Y13.D5      net (fanout=4)        0.705   LVDS/ContadorX<6>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (1.099ns logic, 2.659ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  8.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.505ns (0.673 - 1.178)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_10 to LVDS/videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.DQ       Tcko                  0.391   LVDS/ContadorX<10>
                                                       LVDS/ContadorX_10
    SLICE_X10Y13.D4      net (fanout=4)        0.713   LVDS/ContadorX<10>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.227   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux2111
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.082ns logic, 2.667ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  8.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/ContadorX_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.507ns (0.673 - 1.180)
  Source Clock:         LVDS/clk6x_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/DataClock rising at 13.333ns
  Clock Uncertainty:    0.439ns

  Clock Uncertainty:          0.439ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LVDS/ContadorX_9 to LVDS/videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.BQ       Tcko                  0.408   LVDS/ContadorX<9>
                                                       LVDS/ContadorX_9
    SLICE_X10Y13.D6      net (fanout=13)       0.591   LVDS/ContadorX<9>
    SLICE_X10Y13.D       Tilo                  0.205   LVDS/_n01462
                                                       LVDS/_n01462
    SLICE_X13Y6.A1       net (fanout=1)        1.460   LVDS/_n01462
    SLICE_X13Y6.A        Tilo                  0.259   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/_n01464
    SLICE_X13Y6.B4       net (fanout=1)        0.494   LVDS/_n0146
    SLICE_X13Y6.CLK      Tas                   0.322   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/mux911
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.194ns logic, 2.545ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/clockgenerator/clkdcm" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 duty cycle corrected to 13.333 nS  HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 9.763ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: LVDS/videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/clockgenerator/clk_bufg/I0
  Logical resource: LVDS/videoencoder/clockgenerator/clk_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: LVDS/videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_8/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_1/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_9/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_2/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_10/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/buffer_0_3/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/datacount/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_9/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_2/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_10/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_3/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_11/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/buffer_0<4>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/buffer_0_4/CK
  Location pin: SLICE_X14Y2.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/DataInBuffer/CK
  Location pin: SLICE_X14Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7/CK
  Location pin: SLICE_X18Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.903ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8/CK
  Location pin: SLICE_X18Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_12/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.928ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<5>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_5/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/rst_clk/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/fd_rst_clk/CK
  Location pin: SLICE_X13Y3.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_7/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_0/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_8/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 12.939ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/buffer_0_1/CK
  Location pin: SLICE_X13Y5.CLK
  Clock network: LVDS/videoencoder/DataClock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/videoencoder/clk35" derived 
from  PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD 
= 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to 
HIGH 6.666 nS   divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 
1.904 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 124 paths analyzed, 86 endpoints analyzed, 37 failing endpoints
 37 timing errors detected. (37 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.790ns.
--------------------------------------------------------------------------------
Slack:                  -0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.881ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.BQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_1
    SLICE_X16Y3.B5       net (fanout=2)        0.575   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<1>
    SLICE_X16Y3.BMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X19Y3.A6       net (fanout=1)        0.332   N8
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.974ns logic, 0.907ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.CMUX     Tshcko                0.461   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_5
    SLICE_X16Y3.B2       net (fanout=2)        0.461   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<5>
    SLICE_X16Y3.BMUX     Tilo                  0.261   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X19Y3.A6       net (fanout=1)        0.332   N8
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (1.044ns logic, 0.793ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.819ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BQ       Tcko                  0.408   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_8
    SLICE_X17Y3.A4       net (fanout=3)        0.472   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
    SLICE_X17Y3.AMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X19Y3.B6       net (fanout=1)        0.304   LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (1.043ns logic, 0.776ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_3 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_3 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.CQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_3
    SLICE_X12Y5.B4       net (fanout=2)        0.658   LVDS/videoencoder/channel3_ser/buffer_0<3>
    SLICE_X12Y5.B        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X12Y5.A5       net (fanout=1)        0.222   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.883ns logic, 0.880ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.685ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.AQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_0
    SLICE_X17Y3.A5       net (fanout=1)        0.355   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
    SLICE_X17Y3.AMUX     Tilo                  0.313   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X19Y3.B6       net (fanout=1)        0.304   LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (1.026ns logic, 0.659ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_9 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.684ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_9 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.BMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_9
    SLICE_X12Y5.B6       net (fanout=2)        0.509   LVDS/videoencoder/channel3_ser/buffer_0<9>
    SLICE_X12Y5.B        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X12Y5.A5       net (fanout=1)        0.222   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.953ns logic, 0.731ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_1 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.DQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_1
    SLICE_X12Y5.B1       net (fanout=2)        0.472   LVDS/videoencoder/channel3_ser/buffer_0<1>
    SLICE_X12Y5.B        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X12Y5.A5       net (fanout=1)        0.222   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.883ns logic, 0.694ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_11 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.530ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_11 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.DMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_11
    SLICE_X12Y5.B5       net (fanout=2)        0.355   LVDS/videoencoder/channel3_ser/buffer_0<11>
    SLICE_X12Y5.B        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
    SLICE_X12Y5.A5       net (fanout=1)        0.222   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.953ns logic, 0.577ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_0 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_0 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.BQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_0
    SLICE_X12Y5.D1       net (fanout=2)        0.489   LVDS/videoencoder/channel3_ser/buffer_0<0>
    SLICE_X12Y5.D        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X12Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.883ns logic, 0.607ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_7 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_7 to LVDS/videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.BMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_7
    SLICE_X12Y5.A3       net (fanout=2)        0.696   LVDS/videoencoder/channel3_ser/buffer_0<7>
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT12
                                                       LVDS/videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.750ns logic, 0.696ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_10 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.435ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_10 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.CMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_10
    SLICE_X12Y5.D5       net (fanout=2)        0.364   LVDS/videoencoder/channel3_ser/buffer_0<10>
    SLICE_X12Y5.D        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X12Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.953ns logic, 0.482ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BMUX     Tshcko                0.455   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_7
    SLICE_X19Y3.A1       net (fanout=2)        0.636   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<7>
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.777ns logic, 0.636ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/channel1_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.515ns (1.410 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/channel1_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X11Y2.SR       net (fanout=14)       0.717   LVDS/videoencoder/rst_clk
    SLICE_X11Y2.CLK      Trck                  0.269   LVDS/videoencoder/channel1_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel1_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.660ns logic, 0.717ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_8 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.DMUX     Tshcko                0.461   LVDS/videoencoder/channel3_ser/buffer_0<1>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_8
    SLICE_X12Y5.D4       net (fanout=2)        0.276   LVDS/videoencoder/channel3_ser/buffer_0<8>
    SLICE_X12Y5.D        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X12Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.953ns logic, 0.394ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/channel1_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.515ns (1.410 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/channel1_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X11Y2.SR       net (fanout=14)       0.717   LVDS/videoencoder/rst_clk
    SLICE_X11Y2.CLK      Trck                  0.267   LVDS/videoencoder/channel1_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel1_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.658ns logic, 0.717ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel2_ser/buffer_0_9 (FF)
  Destination:          LVDS/videoencoder/channel2_ser/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Clock Path Skew:      -0.544ns (1.383 - 1.927)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel2_ser/buffer_0_9 to LVDS/videoencoder/channel2_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.AMUX     Tshcko                0.455   LVDS/videoencoder/channel2_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel2_ser/buffer_0_9
    SLICE_X14Y1.A3       net (fanout=2)        0.492   LVDS/videoencoder/channel2_ser/buffer_0<9>
    SLICE_X14Y1.CLK      Tas                   0.341   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT11
                                                       LVDS/videoencoder/channel2_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.796ns logic, 0.492ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_2 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.286ns (Levels of Logic = 2)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_2 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.BQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_2
    SLICE_X12Y5.D6       net (fanout=2)        0.285   LVDS/videoencoder/channel3_ser/buffer_0<2>
    SLICE_X12Y5.D        Tilo                  0.203   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X12Y5.C6       net (fanout=1)        0.118   LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.883ns logic, 0.403ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.282ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X19Y3.SR       net (fanout=14)       0.622   LVDS/videoencoder/rst_clk
    SLICE_X19Y3.CLK      Trck                  0.269   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.660ns logic, 0.622ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X19Y3.SR       net (fanout=14)       0.622   LVDS/videoencoder/rst_clk
    SLICE_X19Y3.CLK      Trck                  0.267   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.658ns logic, 0.622ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel1_ser/buffer_0_8 (FF)
  Destination:          LVDS/videoencoder/channel1_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.410 - 1.953)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel1_ser/buffer_0_8 to LVDS/videoencoder/channel1_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.AMUX     Tshcko                0.455   LVDS/videoencoder/clockgenerator/lvdsclkman/datacount
                                                       LVDS/videoencoder/channel1_ser/buffer_0_8
    SLICE_X11Y2.B3       net (fanout=2)        0.493   LVDS/videoencoder/channel1_ser/buffer_0<8>
    SLICE_X11Y2.CLK      Tas                   0.322   LVDS/videoencoder/channel1_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
                                                       LVDS/videoencoder/channel1_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.777ns logic, 0.493ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/buffer_0_4 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (1.376 - 1.918)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/buffer_0_4 to LVDS/videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.DQ       Tcko                  0.391   LVDS/videoencoder/channel3_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel3_ser/buffer_0_4
    SLICE_X12Y5.C2       net (fanout=2)        0.586   LVDS/videoencoder/channel3_ser/buffer_0<4>
    SLICE_X12Y5.CLK      Tas                   0.289   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.680ns logic, 0.586ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_6 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_6 to LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.CQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0_6
    SLICE_X19Y3.B3       net (fanout=2)        0.491   LVDS/videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
    SLICE_X19Y3.CLK      Tas                   0.322   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.713ns logic, 0.491ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.202ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y3.SR       net (fanout=14)       0.577   LVDS/videoencoder/rst_clk
    SLICE_X16Y3.CLK      Trck                  0.234   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.625ns logic, 0.577ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/fd_rst_clk (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.196ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/fd_rst_clk to LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.BQ       Tcko                  0.391   LVDS/videoencoder/rst_clk
                                                       LVDS/videoencoder/clockgenerator/fd_rst_clk
    SLICE_X16Y3.SR       net (fanout=14)       0.577   LVDS/videoencoder/rst_clk
    SLICE_X16Y3.CLK      Trck                  0.228   LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.619ns logic, 0.577ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel2_ser/buffer_0_4 (FF)
  Destination:          LVDS/videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          1.905ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.544ns (1.383 - 1.927)
  Source Clock:         LVDS/videoencoder/DataClock rising at 13.333ns
  Destination Clock:    LVDS/videoencoder/clk35_BUFG rising at 15.238ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel2_ser/buffer_0_4 to LVDS/videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.CQ       Tcko                  0.408   LVDS/videoencoder/channel2_ser/buffer_0<4>
                                                       LVDS/videoencoder/channel2_ser/buffer_0_4
    SLICE_X14Y1.B6       net (fanout=2)        0.445   LVDS/videoencoder/channel2_ser/buffer_0<4>
    SLICE_X14Y1.CLK      Tas                   0.341   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
                                                       LVDS/videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.749ns logic, 0.445ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/clk35" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 1.904 nS 

--------------------------------------------------------------------------------
Slack: 1.139ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------
Slack: 2.079ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/clk35_BUFG/I0
  Logical resource: LVDS/videoencoder/clk35_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c1/CLK0
  Logical resource: LVDS/videoencoder/channel1_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c2/CLK0
  Logical resource: LVDS/videoencoder/channel2_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X7Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c3/CLK0
  Logical resource: LVDS/videoencoder/channel3_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.170ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LVDS/videoencoder/lvdsclk/CLK0
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK0
  Location pin: OLOGIC_X10Y3.CLK0
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.379ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/shiftdata_0/CK
  Location pin: SLICE_X14Y1.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.379ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel2_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel2_ser/shiftdata_1/CK
  Location pin: SLICE_X14Y1.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.379ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/_n0067_inv/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/SendOK/CK
  Location pin: SLICE_X14Y4.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/shiftdata_0/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel3_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel3_ser/shiftdata_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_0/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_1/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.404ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/outcount_2/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel1_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/shiftdata_0/CK
  Location pin: SLICE_X11Y2.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/channel1_ser/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/channel1_ser/shiftdata_1/CK
  Location pin: SLICE_X11Y2.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_0/CK
  Location pin: SLICE_X19Y3.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 3.415ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>/CLK
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1/CK
  Location pin: SLICE_X19Y3.CLK
  Clock network: LVDS/videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 196.191ns (max period limit - period)
  Period: 3.809ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: LVDS/videoencoder/clk35
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "LVDS/videoencoder/notclk35" derived 
from  PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD 
= 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to 
HIGH 6.666 nS   divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 
1.904 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.843ns.
--------------------------------------------------------------------------------
Slack:                  -0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.818ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (1.793 - 1.926)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1 to LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y3.BQ       Tcko                  0.391   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    OLOGIC_X10Y3.D2      net (fanout=1)        0.841   LVDS/videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
    OLOGIC_X10Y3.CLK1    Todck                 0.586   LVDS/videoencoder/lvdsclk
                                                       LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.977ns logic, 0.841ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel3_ser/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/channel3_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.770ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (1.788 - 1.921)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel3_ser/shiftdata_1 to LVDS/videoencoder/channel3_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.CQ       Tcko                  0.447   LVDS/videoencoder/channel3_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel3_ser/shiftdata_1
    OLOGIC_X9Y3.D2       net (fanout=1)        0.737   LVDS/videoencoder/channel3_ser/shiftdata<1>
    OLOGIC_X9Y3.CLK1     Todck                 0.586   LVDS/videoencoder/c3
                                                       LVDS/videoencoder/channel3_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.033ns logic, 0.737ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel2_ser/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/channel2_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.141ns (1.787 - 1.928)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel2_ser/shiftdata_1 to LVDS/videoencoder/channel2_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.BQ       Tcko                  0.408   LVDS/videoencoder/channel2_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel2_ser/shiftdata_1
    OLOGIC_X7Y3.D2       net (fanout=1)        0.472   LVDS/videoencoder/channel2_ser/shiftdata<1>
    OLOGIC_X7Y3.CLK1     Todck                 0.586   LVDS/videoencoder/c2
                                                       LVDS/videoencoder/channel2_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.994ns logic, 0.472ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVDS/videoencoder/channel1_ser/shiftdata_1 (FF)
  Destination:          LVDS/videoencoder/channel1_ser/clock_forward_inst (FF)
  Requirement:          1.904ns
  Data Path Delay:      1.453ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (1.816 - 1.955)
  Source Clock:         LVDS/videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    LVDS/videoencoder/notclk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.470ns

  Clock Uncertainty:          0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.549ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: LVDS/videoencoder/channel1_ser/shiftdata_1 to LVDS/videoencoder/channel1_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.BQ       Tcko                  0.391   LVDS/videoencoder/channel1_ser/shiftdata<1>
                                                       LVDS/videoencoder/channel1_ser/shiftdata_1
    OLOGIC_X6Y1.D2       net (fanout=1)        0.476   LVDS/videoencoder/channel1_ser/shiftdata<1>
    OLOGIC_X6Y1.CLK1     Todck                 0.586   LVDS/videoencoder/c1
                                                       LVDS/videoencoder/channel1_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.977ns logic, 0.476ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "LVDS/videoencoder/notclk35" derived from
 PERIOD analysis for net "LVDS/clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; multiplied by 1.33 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
 divided by 3.50 to 3.810 nS and duty cycle corrected to HIGH 1.904 nS 

--------------------------------------------------------------------------------
Slack: 1.139ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: 2.079ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LVDS/videoencoder/notclk35_BUFG/I0
  Logical resource: LVDS/videoencoder/notclk35_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c1/CLK1
  Logical resource: LVDS/videoencoder/channel1_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X6Y1.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c2/CLK1
  Logical resource: LVDS/videoencoder/channel2_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X7Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/c3/CLK1
  Logical resource: LVDS/videoencoder/channel3_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X9Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 2.406ns (period - min period limit)
  Period: 3.809ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: LVDS/videoencoder/lvdsclk/CLK1
  Logical resource: LVDS/videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK1
  Location pin: OLOGIC_X10Y3.CLK1
  Clock network: LVDS/videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 196.191ns (max period limit - period)
  Period: 3.809ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: LVDS/videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: LVDS/videoencoder/notclk35
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|     15.199ns|            0|           41|            0|          852|
| LVDS/clk6x                    |     13.333ns|      8.000ns|     20.265ns|            0|           41|          540|          312|
|  LVDS/videoencoder/clockgenera|     13.333ns|      5.179ns|          N/A|            0|            0|          184|            0|
|  tor/clkdcm                   |             |             |             |             |             |             |             |
|  LVDS/videoencoder/clk35      |      3.810ns|      5.790ns|          N/A|           37|            0|          124|            0|
|  LVDS/videoencoder/notclk35   |      3.810ns|      4.843ns|          N/A|            4|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.179|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 41  Score: 14395  (Setup/Max: 14395, Hold: 0)

Constraints cover 852 paths, 0 nets, and 381 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 25 13:56:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



