#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 16:43:41 2019
# Process ID: 8172
# Current directory: E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1
# Command line: vivado.exe -log system_detect_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_detect_0_1.tcl
# Log file: E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/system_detect_0_1.vds
# Journal file: E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_detect_0_1.tcl -notrace
Command: synth_design -top system_detect_0_1 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.355 ; gain = 104.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_detect_0_1' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/synth/system_detect_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'detect' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit6_proc' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit6_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit6_proc.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit6_proc' (1#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit6_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-6157] synthesizing module 'detect_mul_mul_8nbkb' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mul_mul_8nbkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detect_mul_mul_8nbkb_DSP48_0' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mul_mul_8nbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'detect_mul_mul_8nbkb_DSP48_0' (3#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mul_mul_8nbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'detect_mul_mul_8nbkb' (4#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mul_mul_8nbkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'detect_mac_muladdcud' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detect_mac_muladdcud_DSP48_1' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'detect_mac_muladdcud_DSP48_1' (5#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'detect_mac_muladdcud' (6#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:34]
INFO: [Synth 8-6157] synthesizing module 'detect_mac_muladddEe' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detect_mac_muladddEe_DSP48_2' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'detect_mac_muladddEe_DSP48_2' (7#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'detect_mac_muladddEe' (8#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:638]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (9#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'segment' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state4 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:344]
INFO: [Synth 8-6155] done synthesizing module 'segment' (10#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/segment.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit610_pr' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit610_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit610_pr.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit610_pr' (11#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/Block_Mat_exit610_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'p_detectRoadSign_det' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/p_detectRoadSign_det.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/p_detectRoadSign_det.v:40]
INFO: [Synth 8-6155] done synthesizing module 'p_detectRoadSign_det' (12#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/p_detectRoadSign_det.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (13#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (14#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (15#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (16#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d2_A' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w31_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d2_A_shiftReg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w31_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d2_A_shiftReg' (17#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w31_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d2_A' (18#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/fifo_w31_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg_shiftReg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (19#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg' (20#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_segmentfYi' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_segmentfYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_segmentfYi_shiftReg' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_segmentfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_segmentfYi_shiftReg' (21#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_segmentfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_segmentfYi' (22#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/start_for_segmentfYi.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect.v:495]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit6_proc_U0_ap_ready_count_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect.v:503]
INFO: [Synth 8-6155] done synthesizing module 'detect' (23#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_detect_0_1' (24#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/synth/system_detect_0_1.v:58]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 507.211 ; gain = 160.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 507.211 ; gain = 160.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 507.211 ; gain = 160.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/constraints/detect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/constraints/detect_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 815.285 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 815.285 ; gain = 468.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 815.285 ; gain = 468.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 815.285 ; gain = 468.805
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 815.285 ; gain = 468.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 8     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 76    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_Mat_exit6_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Block_Mat_exit610_pr 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module p_detectRoadSign_det 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w31_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module fifo_w31_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_segmentfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module detect 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r_V_i_i_reg_388_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:212]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_378_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:357]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_378_pp0_iter2_reg_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:364]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_383_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:358]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_383_pp0_iter2_reg_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:365]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_373_reg was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/CvtColor.v:356]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladddEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/691b/hdl/verilog/detect_mac_muladdcud.v:26]
DSP Report: Generating DSP r_V_i_i_reg_388_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_14_reg_373_reg is absorbed into DSP r_V_i_i_reg_388_reg.
DSP Report: register r_V_i_i_reg_388_reg is absorbed into DSP r_V_i_i_reg_388_reg.
DSP Report: operator detect_mul_mul_8nbkb_U19/detect_mul_mul_8nbkb_DSP48_0_U/p is absorbed into DSP r_V_i_i_reg_388_reg.
DSP Report: Generating DSP detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register B is absorbed into DSP detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p.
DSP Report: operator detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p is absorbed into DSP detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p.
DSP Report: operator detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/m is absorbed into DSP detect_mac_muladddEe_U21/detect_mac_muladddEe_DSP48_2_U/p.
DSP Report: Generating DSP detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p.
DSP Report: register B is absorbed into DSP detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p.
DSP Report: operator detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p is absorbed into DSP detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p.
DSP Report: operator detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/m is absorbed into DSP detect_mac_muladdcud_U20/detect_mac_muladdcud_DSP48_1_U/p.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_107_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit610_pr_U0/ap_CS_fsm_reg[0]' (FDSE) to 'inst/Block_Mat_exit6_proc_U0/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit6_proc_U0/ap_CS_fsm_reg[0]' (FDSE) to 'inst/p_detectRoadSign_det_U0/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit6_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\p_detectRoadSign_det_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_detectRoadSign_det_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[28]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[27]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[26]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[25]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[24]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[23]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[22]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[21]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[20]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[19]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[18]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[17]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[16]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[15]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[14]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[13]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[12]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[11]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[10]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[9]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[8]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[7]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[6]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[5]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[4]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[3]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[2]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[1]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_393_reg[0]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (p_detectRoadSign_det_U0/ap_done_reg_reg) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (img1_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (img1_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit6_proc_U0/ap_done_reg_reg) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (p_detectRoadSign_det_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module detect.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 815.285 ; gain = 468.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CvtColor    | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|CvtColor    | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|CvtColor    | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 858.109 ; gain = 511.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 862.465 ; gain = 515.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_cols_V_c16_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_472_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/img_01_rows_V_c15_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_467_reg[30]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   134|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     1|
|5     |LUT1      |   179|
|6     |LUT2      |   129|
|7     |LUT3      |    99|
|8     |LUT4      |   317|
|9     |LUT5      |   168|
|10    |LUT6      |   144|
|11    |FDRE      |  1045|
|12    |FDSE      |    36|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  2254|
|2     |  inst                                 |detect                       |  2254|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   574|
|4     |    Block_Mat_exit610_pr_U0            |Block_Mat_exit610_pr         |    32|
|5     |    CvtColor_U0                        |CvtColor                     |   315|
|6     |      detect_mac_muladdcud_U20         |detect_mac_muladdcud         |     6|
|7     |        detect_mac_muladdcud_DSP48_1_U |detect_mac_muladdcud_DSP48_1 |     6|
|8     |      detect_mac_muladddEe_U21         |detect_mac_muladddEe         |     1|
|9     |        detect_mac_muladddEe_DSP48_2_U |detect_mac_muladddEe_DSP48_2 |     1|
|10    |    extLd_loc_channel_U                |fifo_w31_d2_A                |   134|
|11    |      U_fifo_w31_d2_A_ram              |fifo_w31_d2_A_shiftReg_13    |   125|
|12    |    img1_data_stream_0_s_U             |fifo_w8_d2_A                 |    26|
|13    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_12     |    19|
|14    |    img_01_cols_V_c16_U                |fifo_w32_d2_A                |    72|
|15    |      U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_11    |    64|
|16    |    img_01_cols_V_c_U                  |fifo_w32_d2_A_0              |   105|
|17    |      U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_10    |    96|
|18    |    img_01_data_stream_0_U             |fifo_w8_d2_A_1               |    32|
|19    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_9      |    24|
|20    |    img_01_data_stream_1_U             |fifo_w8_d2_A_2               |    32|
|21    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_8      |    24|
|22    |    img_01_data_stream_2_U             |fifo_w8_d2_A_3               |    32|
|23    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg        |    24|
|24    |    img_01_rows_V_c15_U                |fifo_w32_d2_A_4              |    72|
|25    |      U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_7     |    64|
|26    |    img_01_rows_V_c_U                  |fifo_w32_d2_A_5              |   105|
|27    |      U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg       |    97|
|28    |    output_U                           |fifo_w31_d2_A_6              |   134|
|29    |      U_fifo_w31_d2_A_ram              |fifo_w31_d2_A_shiftReg       |   125|
|30    |    p_detectRoadSign_det_U0            |p_detectRoadSign_det         |    32|
|31    |    segment_U0                         |segment                      |   525|
|32    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg         |    16|
|33    |    start_for_segmentfYi_U             |start_for_segmentfYi         |    13|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 884.789 ; gain = 230.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 884.789 ; gain = 538.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 884.789 ; gain = 551.121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/system_detect_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/system_detect_0_1.xci
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_detect_0_1_synth_1/system_detect_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_detect_0_1_utilization_synth.rpt -pb system_detect_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 884.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 16:44:38 2019...
