Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 21 00:27:40 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPMMIOSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              1024        
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.674        0.000                      0                46509        0.079        0.000                      0                46509        4.500        0.000                       0                  5850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.170        0.000                      0                    1        0.262        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         0.674        0.000                      0                44847        0.079        0.000                      0                44847        8.950        0.000                       0                  5848  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz                9.492        0.000                      0                 1661        0.416        0.000                      0                 1661  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.490ns (56.758%)  route 0.373ns (43.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.373     5.019    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.116 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.116    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    13.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.253    
                         clock uncertainty           -0.035    14.217    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.069    14.286    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.173     1.848    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.893    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.120     1.631    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 3.527ns (18.398%)  route 15.643ns (81.602%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.243 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.884    24.127    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.248    24.375 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.707    25.082    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.247    25.329 r  rv32i46f_5sp_mmio/program_counter/pc[11]_i_1/O
                         net (fo=1, routed)           0.418    25.747    rv32i46f_5sp_mmio/program_counter/next_pc[11]
    SLICE_X58Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X58Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)       -0.026    26.422    rv32i46f_5sp_mmio/program_counter/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         26.422    
                         arrival time                         -25.747    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.919ns  (logic 3.428ns (18.119%)  route 15.491ns (81.881%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.168 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.759    23.927    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.224    24.151 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.674    24.825    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.247    25.072 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep_i_1/O
                         net (fo=1, routed)           0.424    25.496    rv32i46f_5sp_mmio/program_counter/pc[8]_rep_i_1_n_0
    SLICE_X59Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X59Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.049    26.399    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         26.399    
                         arrival time                         -25.496    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__14/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.924ns  (logic 3.527ns (18.638%)  route 15.397ns (81.362%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.243 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.884    24.127    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.248    24.375 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.658    25.034    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.247    25.281 r  rv32i46f_5sp_mmio/program_counter/pc[11]_rep__14_i_1/O
                         net (fo=1, routed)           0.220    25.501    rv32i46f_5sp_mmio/program_counter/pc[11]_rep__14_i_1_n_0
    SLICE_X58Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X58Y103        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__14/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)       -0.038    26.410    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__14
  -------------------------------------------------------------------
                         required time                         26.410    
                         arrival time                         -25.501    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.898ns  (logic 3.527ns (18.663%)  route 15.371ns (81.337%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.026ns = ( 26.026 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.243 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.884    24.127    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.248    24.375 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.437    24.812    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I3_O)        0.247    25.059 r  rv32i46f_5sp_mmio/program_counter/pc[11]_rep__4_i_1/O
                         net (fo=1, routed)           0.416    25.475    rv32i46f_5sp_mmio/program_counter/pc[11]_rep__4_i_1_n_0
    SLICE_X60Y109        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.174    26.026    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X60Y109        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__4/C
                         clock pessimism              0.456    26.482    
                         clock uncertainty           -0.035    26.447    
    SLICE_X60Y109        FDCE (Setup_fdce_C_D)       -0.001    26.446    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__4
  -------------------------------------------------------------------
                         required time                         26.446    
                         arrival time                         -25.475    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__14/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.857ns  (logic 3.528ns (18.709%)  route 15.329ns (81.291%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.098 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.098    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.257 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.556    23.813    rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6_n_7
    SLICE_X65Y109        LUT4 (Prop_lut4_I0_O)        0.242    24.055 r  rv32i46f_5sp_mmio/id_ex_register/pc[12]_i_3/O
                         net (fo=19, routed)          0.716    24.771    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I3_O)        0.240    25.011 r  rv32i46f_5sp_mmio/program_counter/pc[12]_rep__14_i_1/O
                         net (fo=1, routed)           0.424    25.434    rv32i46f_5sp_mmio/program_counter/pc[12]_rep__14_i_1_n_0
    SLICE_X61Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X61Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__14/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X61Y102        FDCE (Setup_fdce_C_D)       -0.038    26.410    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__14
  -------------------------------------------------------------------
                         required time                         26.410    
                         arrival time                         -25.434    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.857ns  (logic 3.428ns (18.179%)  route 15.429ns (81.821%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.168 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.759    23.927    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.224    24.151 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.813    24.964    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.247    25.211 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__13_i_1/O
                         net (fo=1, routed)           0.223    25.434    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__13_i_1_n_0
    SLICE_X55Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X55Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X55Y102        FDCE (Setup_fdce_C_D)       -0.026    26.422    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13
  -------------------------------------------------------------------
                         required time                         26.422    
                         arrival time                         -25.434    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.851ns  (logic 3.527ns (18.710%)  route 15.324ns (81.290%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.243 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.884    24.127    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.248    24.375 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.485    24.861    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X57Y107        LUT6 (Prop_lut6_I3_O)        0.247    25.108 r  rv32i46f_5sp_mmio/program_counter/pc[11]_rep_i_1/O
                         net (fo=1, routed)           0.321    25.428    rv32i46f_5sp_mmio/program_counter/pc[11]_rep_i_1_n_0
    SLICE_X57Y107        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X57Y107        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X57Y107        FDCE (Setup_fdce_C_D)       -0.026    26.422    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         26.422    
                         arrival time                         -25.428    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.836ns  (logic 3.428ns (18.199%)  route 15.408ns (81.801%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.168 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.759    23.927    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.224    24.151 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.695    24.846    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.247    25.093 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__5_i_1/O
                         net (fo=1, routed)           0.321    25.413    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__5_i_1_n_0
    SLICE_X61Y107        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X61Y107        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X61Y107        FDCE (Setup_fdce_C_D)       -0.026    26.422    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5
  -------------------------------------------------------------------
                         required time                         26.422    
                         arrival time                         -25.413    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.829ns  (logic 3.527ns (18.732%)  route 15.302ns (81.268%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.243 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.884    24.127    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.248    24.375 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.561    24.936    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I3_O)        0.247    25.183 r  rv32i46f_5sp_mmio/program_counter/pc[11]_rep__13_i_1/O
                         net (fo=1, routed)           0.223    25.406    rv32i46f_5sp_mmio/program_counter/pc[11]_rep__13_i_1_n_0
    SLICE_X57Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X57Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X57Y102        FDCE (Setup_fdce_C_D)       -0.030    26.418    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13
  -------------------------------------------------------------------
                         required time                         26.418    
                         arrival time                         -25.406    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.825ns  (logic 3.428ns (18.210%)  route 15.397ns (81.790%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.026ns = ( 26.026 - 20.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.329     6.577    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X41Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.341     6.918 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[23]/Q
                         net (fo=7, routed)           0.927     7.845    rv32i46f_5sp_mmio/ex_mem_register/Q[17]
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.097     7.942 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23/O
                         net (fo=1, routed)           0.174     8.116    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_23_n_0
    SLICE_X45Y124        LUT5 (Prop_lut5_I4_O)        0.097     8.213 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15/O
                         net (fo=4, routed)           0.859     9.072    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.097     9.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8/O
                         net (fo=41, routed)          2.107    11.275    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_8_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I5_O)        0.097    11.372 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_21/O
                         net (fo=2, routed)           1.700    13.072    rv32i46f_5sp_mmio/ex_mem_register/rom_read_data[7]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.097    13.169 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14/O
                         net (fo=1, routed)           0.521    13.690    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_14_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.097    13.787 f  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6/O
                         net (fo=29, routed)          0.537    14.324    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[16]_i_6_n_0
    SLICE_X59Y130        LUT5 (Prop_lut5_I2_O)        0.097    14.421 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[8]_i_2/O
                         net (fo=2, routed)           0.385    14.806    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[8]
    SLICE_X59Y128        LUT6 (Prop_lut6_I3_O)        0.097    14.903 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[8]_i_3/O
                         net (fo=3, routed)           0.601    15.504    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_7
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097    15.601 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[8]_i_11/O
                         net (fo=10, routed)          0.772    16.373    rv32i46f_5sp_mmio/mem_wb_register/MEM_pc_plus_4_reg[8]
    SLICE_X47Y119        LUT4 (Prop_lut4_I2_O)        0.097    16.470 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42/O
                         net (fo=1, routed)           0.927    17.397    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_42_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I1_O)        0.097    17.494 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_17/O
                         net (fo=88, routed)          0.925    18.419    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_46_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.103    18.522 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14/O
                         net (fo=4, routed)           0.814    19.337    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[26]_i_14_n_0
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.256    19.593 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_6/O
                         net (fo=1, routed)           0.524    20.116    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result_reg[3]_1
    SLICE_X44Y116        LUT6 (Prop_lut6_I4_O)        0.239    20.355 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[3]_i_2/O
                         net (fo=44, routed)          0.847    21.203    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_2[1]
    SLICE_X53Y114        LUT4 (Prop_lut4_I0_O)        0.097    21.300 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.596    21.895    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X63Y114        LUT6 (Prop_lut6_I3_O)        0.097    21.992 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=98, routed)          0.419    22.411    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.097    22.508 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.508    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X65Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.920 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.920    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.009 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.009    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.168 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.759    23.927    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.224    24.151 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.664    24.815    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X55Y108        LUT6 (Prop_lut6_I3_O)        0.247    25.062 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__7_i_1/O
                         net (fo=1, routed)           0.340    25.402    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__7_i_1_n_0
    SLICE_X55Y108        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.174    26.026    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X55Y108        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/C
                         clock pessimism              0.456    26.482    
                         clock uncertainty           -0.035    26.447    
    SLICE_X55Y108        FDCE (Setup_fdce_C_D)       -0.026    26.421    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7
  -------------------------------------------------------------------
                         required time                         26.421    
                         arrival time                         -25.402    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.321%)  route 0.520ns (78.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.585     2.545    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X43Y151        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_fdce_C_Q)         0.141     2.686 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/Q
                         net (fo=128, routed)         0.520     3.206    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/A1
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.858     3.412    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/WCLK
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_A/CLK
                         clock pessimism             -0.594     2.818    
    SLICE_X42Y147        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     3.127    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.321%)  route 0.520ns (78.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.585     2.545    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X43Y151        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_fdce_C_Q)         0.141     2.686 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/Q
                         net (fo=128, routed)         0.520     3.206    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/A1
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.858     3.412    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/WCLK
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_B/CLK
                         clock pessimism             -0.594     2.818    
    SLICE_X42Y147        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     3.127    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.321%)  route 0.520ns (78.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.585     2.545    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X43Y151        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_fdce_C_Q)         0.141     2.686 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/Q
                         net (fo=128, routed)         0.520     3.206    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/A1
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.858     3.412    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/WCLK
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_C/CLK
                         clock pessimism             -0.594     2.818    
    SLICE_X42Y147        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     3.127    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.321%)  route 0.520ns (78.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.585     2.545    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X43Y151        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_fdce_C_Q)         0.141     2.686 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__30/Q
                         net (fo=128, routed)         0.520     3.206    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/A1
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.858     3.412    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/WCLK
    SLICE_X42Y147        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.594     2.818    
    SLICE_X42Y147        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     3.127    rv32i46f_5sp_mmio/data_memory/memory_reg_4352_4607_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.359%)  route 0.269ns (65.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.583     2.543    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X49Y157        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.141     2.684 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/Q
                         net (fo=128, routed)         0.269     2.953    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/A0
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.852     3.407    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/WCLK
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_A/CLK
                         clock pessimism             -0.848     2.559    
    SLICE_X46Y158        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.869    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.359%)  route 0.269ns (65.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.583     2.543    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X49Y157        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.141     2.684 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/Q
                         net (fo=128, routed)         0.269     2.953    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/A0
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.852     3.407    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/WCLK
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_B/CLK
                         clock pessimism             -0.848     2.559    
    SLICE_X46Y158        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.869    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.359%)  route 0.269ns (65.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.583     2.543    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X49Y157        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.141     2.684 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/Q
                         net (fo=128, routed)         0.269     2.953    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/A0
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.852     3.407    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/WCLK
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_C/CLK
                         clock pessimism             -0.848     2.559    
    SLICE_X46Y158        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.869    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.359%)  route 0.269ns (65.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.583     2.543    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X49Y157        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.141     2.684 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__29/Q
                         net (fo=128, routed)         0.269     2.953    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/A0
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.852     3.407    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/WCLK
    SLICE_X46Y158        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_D/CLK
                         clock pessimism             -0.848     2.559    
    SLICE_X46Y158        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.869    rv32i46f_5sp_mmio/data_memory/memory_reg_256_511_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.479%)  route 0.412ns (74.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.579     2.539    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X69Y148        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDCE (Prop_fdce_C_Q)         0.141     2.680 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/Q
                         net (fo=128, routed)         0.412     3.092    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/A4
    SLICE_X66Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.848     3.402    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/WCLK
    SLICE_X66Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.594     2.808    
    SLICE_X66Y150        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     3.008    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.479%)  route 0.412ns (74.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.579     2.539    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X69Y148        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y148        FDCE (Prop_fdce_C_Q)         0.141     2.680 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__16/Q
                         net (fo=128, routed)         0.412     3.092    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/A4
    SLICE_X66Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.848     3.402    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/WCLK
    SLICE_X66Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_B/CLK
                         clock pessimism             -0.594     2.808    
    SLICE_X66Y150        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     3.008    rv32i46f_5sp_mmio/data_memory/memory_reg_3840_4095_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X84Y164  cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X78Y145  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X78Y145  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X68Y140  reset_sync_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X80Y113  rv32i46f_5sp_mmio/instruction_retired_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X65Y110  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X65Y110  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X82Y123  rv32i46f_5sp_mmio/csr_file/csr_processing_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X80Y122  rv32i46f_5sp_mmio/csr_file/csr_read_out_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X83Y129  rv32i46f_5sp_mmio/csr_file/csr_read_out_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y132  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y132  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X36Y145  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y132  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X66Y132  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__13/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 0.393ns (3.873%)  route 9.754ns (96.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.754    16.663    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X61Y142        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y142        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__13/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X61Y142        FDCE (Recov_fdce_C_CLR)     -0.293    26.155    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__13
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__3/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.393ns (3.908%)  route 9.663ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.026ns = ( 26.026 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.663    16.572    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X61Y141        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.174    26.026    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y141        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__3/C
                         clock pessimism              0.456    26.482    
                         clock uncertainty           -0.035    26.447    
    SLICE_X61Y141        FDCE (Recov_fdce_C_CLR)     -0.293    26.154    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__3
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__15/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.393ns (3.908%)  route 9.663ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.026ns = ( 26.026 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.663    16.572    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X61Y141        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.174    26.026    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y141        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__15/C
                         clock pessimism              0.456    26.482    
                         clock uncertainty           -0.035    26.447    
    SLICE_X61Y141        FDCE (Recov_fdce_C_CLR)     -0.293    26.154    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__15
  -------------------------------------------------------------------
                         required time                         26.154    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.630ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__30/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.393ns (3.927%)  route 9.615ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.615    16.524    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X53Y140        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X53Y140        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__30/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X53Y140        FDCE (Recov_fdce_C_CLR)     -0.293    26.155    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__30
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -16.524    
  -------------------------------------------------------------------
                         slack                                  9.630    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__3/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.995ns  (logic 0.393ns (3.932%)  route 9.602ns (96.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 26.028 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.602    16.511    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X53Y142        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.176    26.028    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X53Y142        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__3/C
                         clock pessimism              0.456    26.484    
                         clock uncertainty           -0.035    26.449    
    SLICE_X53Y142        FDCE (Recov_fdce_C_CLR)     -0.293    26.156    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__3
  -------------------------------------------------------------------
                         required time                         26.156    
                         arrival time                         -16.511    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.851ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 0.393ns (4.015%)  route 9.394ns (95.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.394    16.303    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X55Y142        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X55Y142        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.293    26.155    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  9.851    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__38/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 0.393ns (4.064%)  route 9.277ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 26.027 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        9.277    16.186    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X58Y142        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__38/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.175    26.027    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X58Y142        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__38/C
                         clock pessimism              0.456    26.483    
                         clock uncertainty           -0.035    26.448    
    SLICE_X58Y142        FDCE (Recov_fdce_C_CLR)     -0.293    26.155    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__38
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__39/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 0.393ns (4.200%)  route 8.963ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 26.025 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        8.963    15.872    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X58Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__39/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.173    26.025    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X58Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__39/C
                         clock pessimism              0.456    26.481    
                         clock uncertainty           -0.035    26.446    
    SLICE_X58Y139        FDCE (Recov_fdce_C_CLR)     -0.293    26.153    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__39
  -------------------------------------------------------------------
                         required time                         26.153    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__6/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 0.393ns (4.200%)  route 8.963ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 26.025 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        8.963    15.872    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X58Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.173    26.025    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X58Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__6/C
                         clock pessimism              0.456    26.481    
                         clock uncertainty           -0.035    26.446    
    SLICE_X58Y139        FDCE (Recov_fdce_C_CLR)     -0.293    26.153    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__6
  -------------------------------------------------------------------
                         required time                         26.153    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             10.284ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 0.393ns (4.202%)  route 8.960ns (95.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 26.025 - 20.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.268     6.516    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.393     6.909 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        8.960    15.869    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X59Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.173    26.025    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X59Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__14/C
                         clock pessimism              0.456    26.481    
                         clock uncertainty           -0.035    26.446    
    SLICE_X59Y139        FDCE (Recov_fdce_C_CLR)     -0.293    26.153    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         26.153    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 10.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__11/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.196     2.897    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X71Y141        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.847     3.401    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X71Y141        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                         clock pessimism             -0.828     2.573    
    SLICE_X71Y141        FDCE (Remov_fdce_C_CLR)     -0.092     2.481    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__11
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.803%)  route 0.282ns (63.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.282     2.983    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X73Y145        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.848     3.402    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X73Y145        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__7/C
                         clock pessimism             -0.828     2.574    
    SLICE_X73Y145        FDCE (Remov_fdce_C_CLR)     -0.092     2.482    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.164ns (23.143%)  route 0.545ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.545     3.246    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X77Y150        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.843     3.397    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X77Y150        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/C
                         clock pessimism             -0.594     2.803    
    SLICE_X77Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.711    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__19/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.164ns (23.143%)  route 0.545ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.545     3.246    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X77Y150        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.843     3.397    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X77Y150        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__19/C
                         clock pessimism             -0.594     2.803    
    SLICE_X77Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.711    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__19
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.059%)  route 0.318ns (65.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.318     3.019    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X73Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.846     3.400    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X73Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/C
                         clock pessimism             -0.828     2.572    
    SLICE_X73Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.480    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__8/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.059%)  route 0.318ns (65.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.318     3.019    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X73Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.846     3.400    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X73Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__8/C
                         clock pessimism             -0.828     2.572    
    SLICE_X73Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.480    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__8
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__27/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.006%)  route 0.318ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.318     3.019    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X75Y142        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.844     3.398    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y142        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__27/C
                         clock pessimism             -0.828     2.570    
    SLICE_X75Y142        FDCE (Remov_fdce_C_CLR)     -0.092     2.478    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__27
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__6/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.547%)  route 0.325ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.325     3.026    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X73Y137        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.844     3.398    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X73Y137        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__6/C
                         clock pessimism             -0.828     2.570    
    SLICE_X73Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.478    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__24/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.547%)  route 0.325ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.325     3.026    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X73Y137        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.844     3.398    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X73Y137        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__24/C
                         clock pessimism             -0.828     2.570    
    SLICE_X73Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.478    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[8]_rep__24
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__12/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.613%)  route 0.355ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.577     2.537    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDPE (Prop_fdpe_C_Q)         0.164     2.701 f  reset_sync_reg[2]/Q
                         net (fo=1662, routed)        0.355     3.056    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__30_0[0]
    SLICE_X67Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.847     3.401    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X67Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__12/C
                         clock pessimism             -0.849     2.552    
    SLICE_X67Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.460    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__12
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.596    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.184ns  (logic 0.914ns (17.630%)  route 4.270ns (82.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.140     3.957    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.097     4.054 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           1.129     5.184    reset
    SLICE_X68Y140        FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.167     6.019    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 0.914ns (19.378%)  route 3.802ns (80.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.140     3.957    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.097     4.054 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.662     4.716    reset
    SLICE_X78Y145        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.151     6.003    clk_50mhz
    SLICE_X78Y145        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 0.914ns (19.378%)  route 3.802ns (80.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.140     3.957    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.097     4.054 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.662     4.716    reset
    SLICE_X78Y145        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.151     6.003    clk_50mhz
    SLICE_X78Y145        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.171ns (7.184%)  route 2.208ns (92.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     1.950    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.995 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.384     2.379    reset
    SLICE_X78Y145        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.837     3.391    clk_50mhz
    SLICE_X78Y145        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.171ns (7.184%)  route 2.208ns (92.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     1.950    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.995 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.384     2.379    reset
    SLICE_X78Y145        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.837     3.391    clk_50mhz
    SLICE_X78Y145        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.171ns (6.424%)  route 2.490ns (93.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     1.950    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.995 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.665     2.661    reset
    SLICE_X68Y140        FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.848     3.402    clk_50mhz
    SLICE_X68Y140        FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unified_uart_controller/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 0.918ns (16.514%)  route 4.639ns (83.486%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        5.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           4.639    13.556    unified_uart_controller/D[0]
    SLICE_X84Y170        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.126     5.978    unified_uart_controller/clk_50mhz
    SLICE_X84Y170        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unified_uart_controller/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.918ns  (logic 0.193ns (6.630%)  route 2.725ns (93.370%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           2.725     4.918    unified_uart_controller/D[0]
    SLICE_X84Y170        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.822     3.377    unified_uart_controller/clk_50mhz
    SLICE_X84Y170        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 0.914ns (19.983%)  route 3.659ns (80.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.140     3.957    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.097     4.054 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.519     4.573    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.171ns (7.452%)  route 2.122ns (92.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     1.950    reset_n_IBUF
    SLICE_X88Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.995 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.298     2.293    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.509ns  (logic 3.236ns (34.032%)  route 6.273ns (65.968%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.232     6.480    clk_50mhz
    SLICE_X84Y164        FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y164        FDCE (Prop_fdce_C_Q)         0.393     6.873 f  cpu_clk_enable_reg/Q
                         net (fo=236, routed)         3.008     9.882    cpu_clk_enable
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.113     9.995 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.264    13.259    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.730    15.989 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.989    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 2.880ns (40.091%)  route 4.303ns (59.909%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.250     6.498    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y111        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDPE (Prop_fdpe_C_Q)         0.341     6.839 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.303    11.142    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         2.539    13.681 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.681    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 2.896ns (40.319%)  route 4.286ns (59.681%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.245     6.493    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X82Y113        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDCE (Prop_fdce_C_Q)         0.341     6.834 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.286    11.120    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         2.555    13.675 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.675    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 2.970ns (41.433%)  route 4.198ns (58.567%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.250     6.498    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y112        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDCE (Prop_fdce_C_Q)         0.313     6.811 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.198    11.009    lopt_5
    W15                  OBUF (Prop_obuf_I_O)         2.657    13.665 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.665    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 2.975ns (42.154%)  route 4.083ns (57.846%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.260     6.508    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X77Y110        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDPE (Prop_fdpe_C_Q)         0.313     6.821 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.083    10.904    lopt_4
    W16                  OBUF (Prop_obuf_I_O)         2.662    13.566 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.566    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 2.968ns (43.803%)  route 3.807ns (56.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.245     6.493    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X83Y113        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDCE (Prop_fdce_C_Q)         0.313     6.806 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.807    10.613    lopt_2
    U16                  OBUF (Prop_obuf_I_O)         2.655    13.268 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.268    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.675ns  (logic 2.933ns (43.942%)  route 3.742ns (56.058%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.250     6.498    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y111        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDCE (Prop_fdce_C_Q)         0.341     6.839 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.742    10.581    lopt_6
    Y13                  OBUF (Prop_obuf_I_O)         2.592    13.173 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.173    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 3.035ns (46.344%)  route 3.514ns (53.656%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.260     6.508    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X76Y110        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDPE (Prop_fdpe_C_Q)         0.361     6.869 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.514    10.383    lopt
    T15                  OBUF (Prop_obuf_I_O)         2.674    13.058 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.058    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.414ns (45.690%)  route 1.680ns (54.310%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.571     2.531    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X76Y110        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDPE (Prop_fdpe_C_Q)         0.148     2.679 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.680     4.359    lopt
    T15                  OBUF (Prop_obuf_I_O)         1.266     5.625 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.625    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.373ns (41.800%)  route 1.912ns (58.200%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.564     2.524    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y111        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDCE (Prop_fdce_C_Q)         0.141     2.665 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.912     4.577    lopt_6
    Y13                  OBUF (Prop_obuf_I_O)         1.232     5.809 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.809    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.362ns (41.321%)  route 1.934ns (58.679%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.561     2.521    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X83Y113        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDCE (Prop_fdce_C_Q)         0.128     2.649 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.934     4.583    lopt_2
    U16                  OBUF (Prop_obuf_I_O)         1.234     5.817 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.817    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.367ns (39.597%)  route 2.085ns (60.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.571     2.531    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X77Y110        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDPE (Prop_fdpe_C_Q)         0.128     2.659 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.085     4.744    lopt_4
    W16                  OBUF (Prop_obuf_I_O)         1.239     5.982 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.982    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.531ns  (logic 1.361ns (38.551%)  route 2.170ns (61.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.563     2.523    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y112        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDCE (Prop_fdce_C_Q)         0.128     2.651 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.170     4.821    lopt_5
    W15                  OBUF (Prop_obuf_I_O)         1.233     6.054 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.054    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.533ns  (logic 1.320ns (37.364%)  route 2.213ns (62.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.564     2.524    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X81Y111        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDPE (Prop_fdpe_C_Q)         0.141     2.665 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.213     4.878    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.179     6.057 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.057    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.556ns  (logic 1.336ns (37.569%)  route 2.220ns (62.431%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.561     2.521    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X82Y113        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDCE (Prop_fdce_C_Q)         0.141     2.662 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.220     4.882    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.195     6.077 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.077    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.687ns  (logic 1.501ns (32.030%)  route 3.186ns (67.970%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.560     2.520    clk_50mhz
    SLICE_X84Y164        FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y164        FDCE (Prop_fdce_C_Q)         0.164     2.684 f  cpu_clk_enable_reg/Q
                         net (fo=236, routed)         1.665     4.349    cpu_clk_enable
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.047     4.396 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.520     5.917    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.290     7.207 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.207    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.532ns (52.195%)  route 3.235ns (47.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        1.252     6.500    uart_tx/clk_50mhz
    SLICE_X77Y131        FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDPE (Prop_fdpe_C_Q)         0.341     6.841 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           3.235    10.076    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    13.267 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    13.267    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.410ns (45.961%)  route 1.658ns (54.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=5848, routed)        0.566     2.526    uart_tx/clk_50mhz
    SLICE_X77Y131        FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDPE (Prop_fdpe_C_Q)         0.141     2.667 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.658     4.325    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     5.594 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.594    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





