{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542257785108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542257785108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 02:56:24 2018 " "Processing started: Thu Nov 15 02:56:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542257785108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257785108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257785108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542257786451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542257786451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_1-registrador_1 " "Found design unit 1: registrador_1-registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802042 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazzarddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazzarddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazarddec-hazarddec_arc " "Found design unit 1: hazarddec-hazarddec_arc" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802057 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazarddec " "Found entity 1: hazarddec" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802057 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-test " "Found design unit 1: top-test" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802073 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802073 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802089 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802104 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802104 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipssingle.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipssingle.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-struct " "Found design unit 1: mips-struct" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802136 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802156 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flopr.vhd " "Can't analyze file -- file flopr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542257802169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802177 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802185 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802194 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802203 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802211 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802211 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542257802211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542257802489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips1 " "Elaborating entity \"mips\" for hierarchy \"mips:mips1\"" {  } { { "top.vhd" "mips1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips1\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"mips:mips1\|controller:cont\"" {  } { { "mips.vhd" "cont" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips1\|controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips1\|controller:cont\|maindec:md\"" {  } { { "controller.vhd" "md" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips1\|controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips1\|controller:cont\|aludec:ad\"" {  } { { "controller.vhd" "ad" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips1\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips1\|datapath:dp\"" {  } { { "mips.vhd" "dp" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802504 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_recover datapath.vhd(84) " "VHDL Signal Declaration warning at datapath.vhd(84): used implicit default value for signal \"s_recover\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_result datapath.vhd(84) " "VHDL Signal Declaration warning at datapath.vhd(84): used implicit default value for signal \"s_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enablepc datapath.vhd(95) " "VHDL Signal Declaration warning at datapath.vhd(95): used implicit default value for signal \"enablepc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableid datapath.vhd(95) " "VHDL Signal Declaration warning at datapath.vhd(95): used implicit default value for signal \"enableid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flushif datapath.vhd(96) " "VHDL Signal Declaration warning at datapath.vhd(96): used implicit default value for signal \"flushif\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flushid datapath.vhd(96) " "VHDL Signal Declaration warning at datapath.vhd(96): used implicit default value for signal \"flushid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flushex datapath.vhd(96) " "VHDL Signal Declaration warning at datapath.vhd(96): used implicit default value for signal \"flushex\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ex_r1 datapath.vhd(107) " "VHDL Signal Declaration warning at datapath.vhd(107): used implicit default value for signal \"s_ex_r1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ex_r2 datapath.vhd(107) " "VHDL Signal Declaration warning at datapath.vhd(107): used implicit default value for signal \"s_ex_r2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_mem_r1 datapath.vhd(107) " "VHDL Signal Declaration warning at datapath.vhd(107): used implicit default value for signal \"s_mem_r1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_mem_r2 datapath.vhd(107) " "VHDL Signal Declaration warning at datapath.vhd(107): used implicit default value for signal \"s_mem_r2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542257802520 "|top|mips:mips1|datapath:dp"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 32 datapath.vhd(215) " "VHDL expression error at datapath.vhd(215): expression has 5 elements, but must have 32 elements" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 215 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1542257802536 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "d0 datapath.vhd(213) " "VHDL error at datapath.vhd(213): formal port or parameter \"d0\" must have actual or default value" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 213 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1542257802536 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mips:mips1\|datapath:dp " "Can't elaborate user hierarchy \"mips:mips1\|datapath:dp\"" {  } { { "mips.vhd" "dp" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542257802539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542257802711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 15 02:56:42 2018 " "Processing ended: Thu Nov 15 02:56:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542257802711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542257802711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542257802711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257802711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542257803467 ""}
