Real time: Nov/23/2014 02:22:57

Profiler Stats
--------------
Elapsed_time_in_seconds: 71
Elapsed_time_in_minutes: 1.18333
Elapsed_time_in_hours: 0.0197222
Elapsed_time_in_days: 0.000821759

Virtual_time_in_seconds: 69.74
Virtual_time_in_minutes: 1.16233
Virtual_time_in_hours:   0.0193722
Virtual_time_in_days:    0.0193722

Ruby_current_time: 2565803
Ruby_start_time: 1
Ruby_cycles: 2565802

mbytes_resident: 85.2773
mbytes_total: 129.777
resident_ratio: 0.657105

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.5658e+06 [ 2.5658e+06 2.5658e+06 2.5658e+06 2.5658e+06 2.5658e+06 2.5658e+06 2.5658e+06 2.5658e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 83762
  L1D_cache_total_misses: 5324	(6.3561%)
  L1D_cache_total_demand_misses: 5324
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 5324
  L1D_cache_misses_per_instruction: 5324
  L1D_cache_instructions_per_misses: 0.000187829

  L1D_cache_request_type_LD:   10194	(12.1702)%
  L1D_cache_request_type_ST:   73568	(87.8298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 83762 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 83762 ]

  L1D_cache_miss_type_LD:   1000	(18.7829)%
  L1D_cache_miss_type_ST:   4324	(81.2171)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 192094
  L1T_cache_total_misses: 47939	(24.956%)
  L1T_cache_total_demand_misses: 47939
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 47939
  L1T_cache_misses_per_instruction: 47939
  L1T_cache_instructions_per_misses: 2.08598e-05

  L1T_cache_request_type_LD:   144542	(75.2455)%
  L1T_cache_request_type_ST:   47552	(24.7545)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 192094 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 192094 ]

  L1T_cache_miss_type_LD:   22172	(46.2504)%
  L1T_cache_miss_type_ST:   25767	(53.7496)%

L2_cache cache stats: 
  L2_cache_total_requests: 9567
  L2_cache_total_misses: 5216	(54.5207%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   1000	(10.4526)%
  L2_cache_request_type_ST:   8567	(89.5474)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 9567 average:     8 | standard deviation: 0 | 0 0 0 0 9567 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 69724
  L2T_cache_total_misses: 4243	(6.08542%)
  L2T_cache_total_demand_misses: 4243
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 4243
  L2T_cache_misses_per_instruction: 4243
  L2T_cache_instructions_per_misses: 0.000235682

  L2T_cache_request_type_LD:   22172	(31.7997)%
  L2T_cache_request_type_ST:   47552	(68.2003)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 69724 average: 24.3681 | standard deviation: 11.1768 | 0 0 0 0 22172 0 47552 ]

  L2T_cache_miss_type_LD:   2073	(48.8569)%
  L2T_cache_miss_type_ST:   2170	(51.1431)%


TBE Queries: 87780
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:15  L1TCache-1:16  L1TCache-2:13  L1TCache-3:3  L1TCache-4:19  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 87780 average: 3.2314 | standard deviation: 8.39591 | 47663 28521 6580 291 190 195 207 217 222 222 205 190 180 162 159 152 138 135 138 142 169 161 161 153 146 137 137 116 108 119 120 344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 275856 average: 3.52382 | standard deviation: 4.72498 | 60046 123285 47973 36370 4287 190 178 174 206 161 180 172 141 145 133 125 125 130 123 129 129 140 117 105 101 100 97 99 81 77 85 140 312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 668 count: 275856 average: 20.1815 | standard deviation: 54.7635 | 0 200750 0 0 0 0 0 52182 10364 1102 119 86 56 60 57 56 67 55 54 56 46 48 35 36 35 36 42 41 165 407 60 53 1201 495 67 60 601 37 34 39 33 39 36 32 29 28 27 35 26 32 19 18 20 13 14 20 17 18 19 15 16 22 28 247 21 17 14 18 23 15 11 14 13 393 645 179 11 11 1262 1752 571 19 10 11 13 108 31 13 19 16 298 83 15 15 9 9 7 18 15 11 13 10 12 9 13 13 15 15 13 11 10 10 9 15 14 17 13 10 9 12 10 11 13 18 14 15 15 9 12 14 17 12 25 20 21 24 18 10 16 17 9 19 12 11 11 8 6 9 13 11 9 13 7 7 10 5 9 10 7 7 3 2 3 1 2 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 668 count: 154736 average: 14.8459 | standard deviation: 50.6215 | 150961 1568 1402 392 399 14 0 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 498 count: 121120 average: 26.9979 | standard deviation: 58.9396 | 114616 491 1762 7 3556 681 1 6 0 0 ]
miss_latency_NULL: [binsize: 4 max: 668 count: 275856 average: 20.1815 | standard deviation: 54.7635 | 0 200750 0 0 0 0 0 52182 10364 1102 119 86 56 60 57 56 67 55 54 56 46 48 35 36 35 36 42 41 165 407 60 53 1201 495 67 60 601 37 34 39 33 39 36 32 29 28 27 35 26 32 19 18 20 13 14 20 17 18 19 15 16 22 28 247 21 17 14 18 23 15 11 14 13 393 645 179 11 11 1262 1752 571 19 10 11 13 108 31 13 19 16 298 83 15 15 9 9 7 18 15 11 13 10 12 9 13 13 15 15 13 11 10 10 9 15 14 17 13 10 9 12 10 11 13 18 14 15 15 9 12 14 17 12 25 20 21 24 18 10 16 17 9 19 12 11 11 8 6 9 13 11 9 13 7 7 10 5 9 10 7 7 3 2 3 1 2 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 275856 average: 3.52382 | standard deviation: 4.72498 | 60046 123285 47973 36370 4287 190 178 174 206 161 180 172 141 145 133 125 125 130 123 129 129 140 117 105 101 100 97 99 81 77 85 140 312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 6 count: 83762 average: 1.79669 | standard deviation: 0.773482 | 0 33603 35050 13878 1000 229 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 9785 average: 7.68114 | standard deviation: 10.4398 | 18 96 6758 2171 31 21 19 22 20 20 22 21 25 17 21 17 16 23 20 19 22 21 29 31 36 30 33 31 21 22 28 50 54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 24788 average: 3.37801 | standard deviation: 5.15961 | 1391 19527 3138 235 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 16 16 16 16 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 28398 average: 4.56226 | standard deviation: 7.12256 | 3062 9646 11537 3228 234 28 25 21 23 23 38 32 16 21 11 11 11 11 11 11 11 11 12 12 12 12 12 12 12 12 14 26 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 46 count: 57514 average: 5.99299 | standard deviation: 3.20609 | 0 649 979 2660 6188 12633 17099 12295 3902 61 51 38 41 43 32 37 65 41 34 27 33 29 36 27 31 22 35 22 30 21 30 19 25 25 29 19 29 18 27 19 27 18 31 18 14 2 3 ]
SequencerACC_4: [binsize: 2 max: 64 count: 71609 average: 2.63148 | standard deviation: 4.56565 | 21323 41449 6490 1340 41 34 32 44 39 39 40 38 29 32 32 30 30 30 27 35 33 41 42 41 35 40 34 38 32 27 27 48 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 250 count: 37524 average: 28.9751 | standard deviation: 22.8534 | 0 2 15476 19671 343 647 99 91 48 67 30 52 53 65 59 63 59 73 75 72 68 76 81 75 63 36 38 15 12 9 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 15694 average: 25.3624 | standard deviation: 5.15226 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 722 550 31 1 0 4569 1 4 3 2 2269 1591 1757 3542 58 14 3 1 1 0 0 0 0 0 0 0 554 21 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 250 count: 21830 average: 31.5724 | standard deviation: 29.3693 | 0 2 9598 10435 338 72 99 91 48 67 30 52 53 65 59 63 59 73 75 72 68 76 81 75 63 36 38 15 12 9 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 25 count: 1895 average: 21.0111 | standard deviation: 0.176496 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1887 0 4 3 1 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 13799 average: 25.9599 | standard deviation: 5.21822 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 722 550 31 1 0 2682 1 0 0 1 2269 1591 1757 3542 58 14 3 1 1 0 0 0 0 0 0 0 554 21 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 68
system_time: 0
page_reclaims: 22074
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 600

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 584
L2_DATA_GX = 18725
L2T_TO_L1T_DATA = 88688
L1_DATA_GX = 0
L2_TO_L2T_ACK = 589
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 7895
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 1895
L1_DATA_F = 0
L1_DATA_PX = 12220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2684
L2_ATOMIC = 0
L2_TO_L2T_DATA = 21215
L1_DATA = 0
L1_COHMSG = 19146
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 22172
----------------------
total_flits_messages = 460468
----------------------

DMA = 0
DATA_GX_OW = 17296
DATA_PX_C = 9776
DATA_PX_D = 2444
DATA_GX_C = 4324
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.39847 | standard deviation: 0.657169 | 0 57855 19015 6314 578 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18973 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=41921 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39171 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=26577 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=85738 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8813 [L2TCache]=0 [L2Cache]=856 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=59343 [L2TCache]=0 [L2Cache]=4257 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=68084 [L2TCache]=0 [L2Cache]=6262 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=2119 [L2Cache]=0 [L1Cache]=8271 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=7256 [L2Cache]=0 [L1Cache]=12548 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=3538 [L2Cache]=0 [L1Cache]=10375 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=9475 [L2Cache]=20808 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00679007 flits/cycle
total_flits_on_link = 1149851
-------------
Total VC Load [0] = 21636 flits
Total VC Load [1] = 17891 flits
Total VC Load [2] = 21655 flits
Total VC Load [3] = 17780 flits
Total VC Load [4] = 2477 flits
Total VC Load [5] = 2499 flits
Total VC Load [6] = 2480 flits
Total VC Load [7] = 2460 flits
Total VC Load [8] = 4549 flits
Total VC Load [9] = 4581 flits
Total VC Load [10] = 4569 flits
Total VC Load [11] = 4559 flits
Total VC Load [12] = 77550 flits
Total VC Load [13] = 76581 flits
Total VC Load [14] = 77172 flits
Total VC Load [15] = 75909 flits
Total VC Load [16] = 9559 flits
Total VC Load [17] = 9584 flits
Total VC Load [18] = 9566 flits
Total VC Load [19] = 9554 flits
Total VC Load [20] = 106260 flits
Total VC Load [21] = 106258 flits
Total VC Load [22] = 106480 flits
Total VC Load [23] = 105762 flits
Total VC Load [24] = 67447 flits
Total VC Load [25] = 68167 flits
Total VC Load [26] = 68560 flits
Total VC Load [27] = 68306 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00843245 flits/cycle 
Average VC Load [1] = 0.00697287 flits/cycle 
Average VC Load [2] = 0.00843986 flits/cycle 
Average VC Load [3] = 0.00692961 flits/cycle 
Average VC Load [4] = 0.00096539 flits/cycle 
Average VC Load [5] = 0.000973964 flits/cycle 
Average VC Load [6] = 0.000966559 flits/cycle 
Average VC Load [7] = 0.000958765 flits/cycle 
Average VC Load [8] = 0.00177293 flits/cycle 
Average VC Load [9] = 0.00178541 flits/cycle 
Average VC Load [10] = 0.00178073 flits/cycle 
Average VC Load [11] = 0.00177683 flits/cycle 
Average VC Load [12] = 0.0302245 flits/cycle 
Average VC Load [13] = 0.0298468 flits/cycle 
Average VC Load [14] = 0.0300771 flits/cycle 
Average VC Load [15] = 0.0295849 flits/cycle 
Average VC Load [16] = 0.00372554 flits/cycle 
Average VC Load [17] = 0.00373528 flits/cycle 
Average VC Load [18] = 0.00372827 flits/cycle 
Average VC Load [19] = 0.00372359 flits/cycle 
Average VC Load [20] = 0.041414 flits/cycle 
Average VC Load [21] = 0.0414132 flits/cycle 
Average VC Load [22] = 0.0414997 flits/cycle 
Average VC Load [23] = 0.0412199 flits/cycle 
Average VC Load [24] = 0.0262869 flits/cycle 
Average VC Load [25] = 0.0265675 flits/cycle 
Average VC Load [26] = 0.0267207 flits/cycle 
Average VC Load [27] = 0.0266217 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 13.2628
-------------
Dynamic_Link_Power = 0.0496583
Static_Link_Power = 0.733365
Total_Link_Power = 0.783024
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00247256, Crossbar: 0.00365356, VC allocator: 0.000395764, SW allocator: 0.00127583, Clock: 0.153216, Total: 0.161014
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69992
Dynamic_Router_Power = 0.161014
Static_Router_Power = 1.53891
Total_Router_Power = 1.69992
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.210672
Total_Static_Power = 2.27227
Total_Power = 2.48295
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  144542
L1_WThru  47552
L1_Atomic  0
L1_Replacement  5325
Data  0
Data_Done  22172
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  22172
I  L1_WThru  25767
I  L1_Atomic  0 <-- 
I  L1_Replacement  5025

S  Load  122370
S  L1_WThru  21785
S  L1_Atomic  0 <-- 
S  L1_Replacement  300

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  22172

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26479
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  21073

 --- L2TCache ---
 - Event Counts -
L1_GETS  22172
L1_Write  25767
L1_Upgrade_T  21384
L1_Upgrade_NT  401
L2_Atomic  0
L2_Expire  4
L2_Replacement  0
L2_Replacement_clean  5
Data  0
Data_all_Acks  4243
Ack  0
Ack_all  0
WB_Ack  589
Fwd_GETX  579
Fwd_GETS  5
Inv  0

 - Transitions -
NP  L1_GETS  2073
NP  L1_Write  2170
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  20046
E  L1_Write  23597
E  L1_Upgrade_NT  401
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  5
E  Fwd_GETX  576
E  Fwd_GETS  4
E  Inv  0 <-- 

S  L1_GETS  53
S  L1_Upgrade_T  21384
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  2073
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2170
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  4
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  589
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1000
L1_GETX  8567
L1_UPGRADE  0
L1_PUTX  2684
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  9565
PUTX_ACC  14
DATA_ACC  575

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  5
M  L1_GETX  1867
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  5
MT  L1_GETX  2474
MT  L1_PUTX  2684
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  5
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  9565
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  571

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  4

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  10194
Ifetch  0
Store  73568
Inv  0
L1_Replacement  2694
Fwd_GETX  1895
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1579
DataS_fromL1  0
Data_all_Acks  3745
Ack  0
Ack_all  0
WB_Ack  2684

 - Transitions -
NP  Load  995
NP  Ifetch  0 <-- 
NP  Store  3747
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  5
I  Ifetch  0 <-- 
I  Store  577
I  Inv  0 <-- 
I  L1_Replacement  10

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  7042
E  Ifetch  0 <-- 
E  Store  13
E  Inv  0 <-- 
E  L1_Replacement  815
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2152
M  Ifetch  0 <-- 
M  Store  69231
M  Inv  0 <-- 
M  L1_Replacement  1869
M  Fwd_GETX  1893
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1000
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  579
IM  Data_all_Acks  3745
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2684

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5749 full:0 size:[binsize: 2 max: 59 count: 5749 average: 3.3124 | standard deviation: 8.44301 | 4634 644 22 19 20 22 19 16 17 21 20 22 22 21 25 26 19 16 14 17 12 13 20 16 10 8 8 8 8 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12692 full:0 size:[binsize: 2 max: 60 count: 12692 average: 2.39348 | standard deviation: 7.0054 | 11002 1158 18 18 18 18 18 18 18 18 18 18 18 18 19 20 19 18 18 18 18 18 27 34 25 18 16 16 16 15 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12729 full:0 size:[binsize: 2 max: 60 count: 12729 average: 2.02035 | standard deviation: 5.66872 | 11015 1271 28 22 22 25 21 18 18 16 16 18 14 13 16 12 16 16 15 14 24 14 12 16 13 8 8 8 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12120 full:0 size:[binsize: 1 max: 42 count: 12120 average: 1.77261 | standard deviation: 3.23571 | 0 9886 1456 141 44 41 44 45 45 46 43 42 33 27 23 31 23 22 11 11 8 7 8 7 6 8 6 6 7 7 6 3 3 3 3 3 3 3 3 2 2 1 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:26434 full:0 size:[binsize: 2 max: 60 count: 26434 average: 1.90346 | standard deviation: 4.1992 | 17504 8259 80 49 35 32 35 30 27 20 19 19 21 23 28 31 29 28 27 25 23 22 25 16 7 4 4 4 4 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5749 full:0 size:[binsize: 1 max: 2 count: 5749 average: 1.03635 | standard deviation: 0.187464 | 0 5540 209 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12692 full:0 size:[binsize: 1 max: 2 count: 12692 average: 1.01261 | standard deviation: 0.111579 | 0 12532 160 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12729 full:0 size:[binsize: 1 max: 2 count: 12729 average: 1.01705 | standard deviation: 0.129666 | 0 12512 217 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12120 full:0 size:[binsize: 1 max: 2 count: 12120 average: 1.01749 | standard deviation: 0.131323 | 0 11908 212 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:26434 full:0 size:[binsize: 1 max: 2 count: 26434 average: 1.00806 | standard deviation: 0.089556 | 0 26221 213 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4691 full:0 size:[binsize: 1 max: 3 count: 4691 average: 1.03603 | standard deviation: 0.190946 | 0 4526 161 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:34287 full:0 size:[binsize: 1 max: 7 count: 34287 average: 1.14516 | standard deviation: 0.363849 | 0 29428 4754 99 2 2 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:30746 full:0 size:[binsize: 2 max: 56 count: 30746 average: 2.04046 | standard deviation: 5.14345 | 24123 5121 191 149 134 181 174 118 77 56 31 29 29 20 19 13 11 16 17 12 16 14 14 16 10 14 16 13 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4691 full:0 size:[binsize: 1 max: 2 count: 4691 average: 1.03752 | standard deviation: 0.190387 | 0 4515 176 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:34287 full:0 size:[binsize: 1 max: 2 count: 34287 average: 1.0364 | standard deviation: 0.187316 | 0 33039 1248 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:30746 full:0 size:[binsize: 1 max: 2 count: 30746 average: 1.05145 | standard deviation: 0.220955 | 0 29164 1582 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 35 count: 426 average: 15.554 | standard deviation: 9.92395 | 0 22 39 16 10 7 7 13 21 14 8 7 8 11 15 12 16 8 7 12 20 22 13 19 11 8 8 10 8 11 8 9 10 10 5 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2085 full:0 size:[binsize: 1 max: 34 count: 2085 average: 8.86667 | standard deviation: 9.95549 | 0 972 113 39 26 23 29 51 47 24 22 24 25 41 46 41 33 21 23 43 71 53 23 22 31 38 39 36 25 24 21 20 24 11 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 6 count: 1746 average: 1.01661 | standard deviation: 0.204533 | 0 1729 11 3 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 1 count: 20 average:     1 | standard deviation: 0 | 0 20 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:425 full:0 size:[binsize: 1 max: 3 count: 425 average: 1.03765 | standard deviation: 0.206041 | 0 410 14 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.02751 | standard deviation: 0.164439 | 0 2015 57 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 2 count: 1746 average: 1.00344 | standard deviation: 0.0586378 | 0 1740 6 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:427 full:0 size:[binsize: 1 max: 2 count: 427 average: 1.02108 | standard deviation: 0.14535 | 0 418 9 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2105 full:0 size:[binsize: 1 max: 2 count: 2105 average: 1.01045 | standard deviation: 0.102256 | 0 2083 22 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2300 full:0 size:[binsize: 1 max: 2 count: 2300 average: 1.0013 | standard deviation: 0.0361236 | 0 2297 3 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:661 full:0 size:[binsize: 1 max: 3 count: 661 average: 1.22088 | standard deviation: 0.501513 | 0 541 94 26 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1814 full:0 size:[binsize: 1 max: 3 count: 1814 average: 1.01213 | standard deviation: 0.132854 | 0 1797 12 5 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3070 full:0 size:[binsize: 1 max: 25 count: 3070 average: 2.45863 | standard deviation: 4.33965 | 0 2630 55 24 22 13 13 24 22 16 19 21 20 21 19 19 23 19 18 17 16 12 9 11 4 3 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5011 full:0 size:[binsize: 1 max: 43 count: 5011 average: 3.28158 | standard deviation: 5.94388 | 0 3893 259 57 38 30 38 49 40 38 41 37 43 37 44 40 31 39 36 31 29 29 23 22 12 11 5 5 1 7 6 6 3 3 3 3 3 2 2 3 3 3 3 3 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:2863 full:0 size:[binsize: 1 max: 2 count: 2863 average: 1.23821 | standard deviation: 0.426252 | 0 2181 682 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1831 full:0 size:[binsize: 1 max: 2 count: 1831 average: 1.01038 | standard deviation: 0.101895 | 0 1812 19 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4164 full:0 size:[binsize: 1 max: 2 count: 4164 average: 1.01945 | standard deviation: 0.138625 | 0 4083 81 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00168 | standard deviation: 0.0410075 | 0 3563 6 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3071 full:0 size:[binsize: 1 max: 2 count: 3071 average: 1.04266 | standard deviation: 0.202589 | 0 2940 131 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5624 full:0 size:[binsize: 1 max: 2 count: 5624 average: 1.06437 | standard deviation: 0.245536 | 0 5262 362 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00168 | standard deviation: 0.0410075 | 0 3563 6 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1401 full:0 size:[binsize: 1 max: 1 count: 1401 average:     1 | standard deviation: 0 | 0 1401 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00048 | standard deviation: 0.0219317 | 0 2079 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:2309 full:0 size:[binsize: 1 max: 2 count: 2309 average: 1.00043 | standard deviation: 0.0208153 | 0 2308 1 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 4 count: 8008 average: 1.33591 | standard deviation: 0.473475 | 0 5321 2685 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 27 count: 1895 average: 1.93193 | standard deviation: 3.33369 | 0 1670 34 27 12 14 11 12 14 16 14 11 5 8 4 4 5 6 5 6 3 2 2 2 4 2 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:5324 full:0 size:[binsize: 1 max: 1 count: 5324 average:     1 | standard deviation: 0 | 0 5324 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.04011 | standard deviation: 0.196323 | 0 1819 76 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 1 count: 8008 average:     1 | standard deviation: 0 | 0 8008 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.0046 | standard deviation: 0.0678323 | 0 1299 6 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00537 | standard deviation: 0.0733236 | 0 1296 7 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00384 | standard deviation: 0.0619697 | 0 1298 5 ]
