<stg><name>aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %value_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %value_1

]]></Node>
<StgValue><ssdm name="value_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp33_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_1

]]></Node>
<StgValue><ssdm name="cmp33_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %value_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %add_ln300_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300_1

]]></Node>
<StgValue><ssdm name="add_ln300_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %add_ln300_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300

]]></Node>
<StgValue><ssdm name="add_ln300_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln328 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %VITIS_LOOP_331_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_331_8:0 %j_3 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_331_8:1 %zext_ln328 = zext i31 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_331_8:2 %icmp_ln328 = icmp_slt  i32 %zext_ln328, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_331_8:3 %add_ln328 = add i31 %j_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_331_8:4 %br_ln328 = br i1 %icmp_ln328, void %for.inc164.loopexit.exitStub, void %VITIS_LOOP_331_8.split

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="31">
<![CDATA[
VITIS_LOOP_331_8.split:0 %trunc_ln334 = trunc i31 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln334"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:1 %add_ln334 = add i11 %add_ln300_read, i11 %trunc_ln334

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:2 %zext_ln334 = zext i11 %add_ln334

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:3 %input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln334

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:4 %add_ln334_1 = add i11 %add_ln300_1_read, i11 %trunc_ln334

]]></Node>
<StgValue><ssdm name="add_ln334_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:5 %zext_ln334_1 = zext i11 %add_ln334_1

]]></Node>
<StgValue><ssdm name="zext_ln334_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:6 %input_r_addr_3 = getelementptr i64 %input_r, i64 0, i64 %zext_ln334_1

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:10 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_331_8.split:15 %br_ln334 = br i1 %cmp33_1_read, void %for.inc158, void %if.then140.1

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
if.then140.1:0 %input_r_load_3 = load i11 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc158:0 %store_ln328 = store i31 %add_ln328, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc158:1 %br_ln328 = br void %VITIS_LOOP_331_8

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_331_8.split:10 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
<literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
if.then140.1:0 %input_r_load_3 = load i11 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:11 %bitcast_ln334 = bitcast i64 %input_r_load

]]></Node>
<StgValue><ssdm name="bitcast_ln334"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
if.then140.1:1 %bitcast_ln334_2 = bitcast i64 %input_r_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln334_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="55" st_id="8" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="57" st_id="9" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="59" st_id="10" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:12 %sub = dsub i64 %bitcast_ln334, i64 %value_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
for.inc164.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then140.1:2 %sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read

]]></Node>
<StgValue><ssdm name="sub151_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_331_8.split:7 %specpipeline_ln329 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln329"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:8 %speclooptripcount_ln330 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln330"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_331_8.split:9 %specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln328"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_331_8.split:13 %bitcast_ln334_1 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln334_1"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_331_8.split:14 %store_ln334 = store i64 %bitcast_ln334_1, i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
if.then140.1:3 %bitcast_ln334_3 = bitcast i64 %sub151_1

]]></Node>
<StgValue><ssdm name="bitcast_ln334_3"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then140.1:4 %store_ln334 = store i64 %bitcast_ln334_3, i11 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp33_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
if.then140.1:5 %br_ln334 = br void %for.inc158

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
