-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_typeconv_27En18_to27En15\alpha27En18_to_27En15_dut.vhd
-- Created: 2022-10-04 12:54:28
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: alpha27En18_to_27En15_dut
-- Source Path: 27En18_to_27En15/27En18_to_27En15_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY alpha27En18_to_27En15_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        alpha27En18                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        trigger                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        alpha27En15                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        done                              :   OUT   std_logic  -- ufix1
        );
END alpha27En18_to_27En15_dut;


ARCHITECTURE rtl OF alpha27En18_to_27En15_dut IS

  -- Component Declarations
  COMPONENT alpha27En18_to_27En15_src_27_En18_to_27_En15
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          alpha27En18                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          trigger                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          alpha27En15                     :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          done                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : alpha27En18_to_27En15_src_27_En18_to_27_En15
    USE ENTITY work.alpha27En18_to_27En15_src_27_En18_to_27_En15(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL trigger_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL alpha27En15_sig                  : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL done_sig                         : std_logic;  -- ufix1

BEGIN
  u_alpha27En18_to_27En15_src_27_En18_to_27_En15 : alpha27En18_to_27En15_src_27_En18_to_27_En15
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              alpha27En18 => alpha27En18,  -- sfix27_En18
              trigger => trigger_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              alpha27En15 => alpha27En15_sig,  -- sfix27_En15
              done => done_sig  -- ufix1
              );

  trigger_sig <= trigger;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  alpha27En15 <= alpha27En15_sig;

  done <= done_sig;

END rtl;

