{"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"ComponentDefinition"},{"type":"text","text":" from the given "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/init(rawValue:)","interfaceLanguage":"swift"},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":")","kind":"text"}]}],"kind":"declarations"},{"parameters":[{"name":"rawValue","content":[{"inlineContent":[{"type":"text","text":"The "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code defining the component."}],"type":"paragraph"}]}],"kind":"parameters"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/componentdefinition\/init(rawvalue:)"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"externalID":"s:11VHDLParsing19ComponentDefinitionV8rawValueACSgSS_tcfc","symbolKind":"init","role":"symbol","title":"init(rawValue:)","modules":[{"name":"VHDLParsing"}],"roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition/init(rawValue:)":{"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Creates a new "},{"code":"ComponentDefinition","type":"codeVoice"},{"type":"text","text":" from the given "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code."}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition\/init(rawvalue:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/init(rawValue:)","title":"init(rawValue:)","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}