// Seed: 846807799
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1] = 1'b0;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    input supply1 id_15,
    output wire id_16,
    input wand id_17,
    input wire id_18,
    input uwire id_19,
    output wire id_20,
    input supply1 id_21,
    input tri id_22,
    input tri1 id_23
    , id_26,
    output wire id_24
);
endmodule
module module_3 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3
);
  supply1 id_5 = id_5;
  assign id_5 = 1;
  module_2(
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
