# Reading pref.tcl
# do mux_2_1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_2_1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:25 on Nov 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_2_1.vo 
# -- Compiling module mux_2_1
# -- Compiling module hard_block
# 
# Top level modules:
# 	mux_2_1
# End time: 20:43:25 on Nov 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2 {C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:26 on Nov 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2" C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:43:26 on Nov 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2 {C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:43:26 on Nov 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2" C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2/mux_2_1.v 
# -- Compiling module mux_2_1
# -- Compiling module mux_2_1_ternary
# -- Compiling module b1_mux_2_1_if
# -- Compiling module b1_mux_2_1_case
# 
# Top level modules:
# 	mux_2_1
# 	mux_2_1_ternary
# 	b1_mux_2_1_if
# 	b1_mux_2_1_case
# End time: 20:43:26 on Nov 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:43:26 on Nov 03,2020
# Loading work.testbench
# Loading work.mux_2_1
# Loading work.mux_2_1_ternary
# Loading work.b1_mux_2_1_if
# Loading work.b1_mux_2_1_case
# 
# do C:/Users/manue/Desktop/ComputerArchitectureLab-master/Week5/ex2/Tcl_script1.tcl
# add wave sim:/testbench/*
# run -all
# a=0 b=1 sel=x y_comb=x y_sel=x y_if=x y_case=x
# a=0 b=1 sel=0 y_comb=0 y_sel=0 y_if=0 y_case=0
# a=0 b=1 sel=1 y_comb=1 y_sel=1 y_if=1 y_case=1
# a=0 b=0 sel=1 y_comb=0 y_sel=0 y_if=0 y_case=0
# a=0 b=1 sel=1 y_comb=1 y_sel=1 y_if=1 y_case=1
# wave zoom full
# 0 ps
# 37 ps
# End time: 21:01:29 on Nov 03,2020, Elapsed time: 0:18:03
# Errors: 0, Warnings: 0
