\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+ul\+\_\+v1610\+\_\+s Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s}{}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s}\index{asn1::rrc\_nr::feature\_set\_ul\_v1610\_s@{asn1::rrc\_nr::feature\_set\_ul\_v1610\_s}}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cbg__pusch__processing__type1__different__tb__per__slot__r16__s__}{cbg\+\_\+pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cbg__pusch__processing__type2__different__tb__per__slot__r16__s__}{cbg\+\_\+pusch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cross__carrier__sched__processing__diff__scs__r16__s__}{cross\+\_\+carrier\+\_\+sched\+\_\+processing\+\_\+diff\+\_\+scs\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1intra__freq__daps__ul__r16__s__}{intra\+\_\+freq\+\_\+daps\+\_\+ul\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1multi__pucch__r16__s__}{multi\+\_\+pucch\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1pusch__repeat__type__b__r16__s__}{pusch\+\_\+repeat\+\_\+type\+\_\+b\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__full__pwr__mode2__max__srs__res__in__set__r16__opts}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__full__pwr__mode2__srs__cfg__diff__num__srs__ports__r16__opts}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__full__pwr__mode2__tpmi__group__r16__s__}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+tpmi\+\_\+group\+\_\+r16\+\_\+s\+\_\+}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__intra__ue__mux__r16__s__}{ul\+\_\+intra\+\_\+ue\+\_\+mux\+\_\+r16\+\_\+s\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3fa3fc4a906906d333a8e6fe54c6bb9a}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3fa3fc4a906906d333a8e6fe54c6bb9a} 
using {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__full__pwr__mode2__max__srs__res__in__set__r16__opts}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16\+\_\+opts}}$>$
\item 
using \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a948a48b8936c890be2ef75d37cea55d8}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16\+\_\+e\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac2d0b93ffb937a0422c8674abdb8f050}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac2d0b93ffb937a0422c8674abdb8f050} 
SRSASN\+\_\+\+CODE {\bfseries pack} (\mbox{\hyperlink{structasn1_1_1bit__ref}{bit\+\_\+ref}} \&bref) const
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a390e9f668193e74db1d7f9183455f1e0}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a390e9f668193e74db1d7f9183455f1e0} 
SRSASN\+\_\+\+CODE {\bfseries unpack} (\mbox{\hyperlink{structasn1_1_1cbit__ref}{cbit\+\_\+ref}} \&bref)
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aeec238212322804fd3eadb25de7f563f}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aeec238212322804fd3eadb25de7f563f} 
void {\bfseries to\+\_\+json} (\mbox{\hyperlink{classasn1_1_1json__writer}{json\+\_\+writer}} \&j) const
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac876a08509ca6c80258b766fd65a1e2f}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac876a08509ca6c80258b766fd65a1e2f} 
bool {\bfseries pusch\+\_\+repeat\+\_\+type\+\_\+b\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a54ed4db68e9fee7a183327de2ca137f0}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a54ed4db68e9fee7a183327de2ca137f0} 
bool {\bfseries ul\+\_\+cancellation\+\_\+self\+\_\+carrier\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a7524c327bcceb3ae819dc47c65e2cd17}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a7524c327bcceb3ae819dc47c65e2cd17} 
bool {\bfseries ul\+\_\+cancellation\+\_\+cross\+\_\+carrier\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_accf0e59e4eed3859bd97d38ed3ffb351}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_accf0e59e4eed3859bd97d38ed3ffb351} 
bool {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac09db4d4657740539c51285252fa3a99}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ac09db4d4657740539c51285252fa3a99} 
bool {\bfseries cbg\+\_\+pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a13d19e7a7bfaf3e109be0b33ff26243f}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a13d19e7a7bfaf3e109be0b33ff26243f} 
bool {\bfseries cbg\+\_\+pusch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a661bc875f65293ab45642525889614de}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a661bc875f65293ab45642525889614de} 
bool {\bfseries supported\+\_\+srs\+\_\+pos\+\_\+res\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9fbd89ffe30161a115b7610533fea0c4}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9fbd89ffe30161a115b7610533fea0c4} 
bool {\bfseries intra\+\_\+freq\+\_\+daps\+\_\+ul\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3757a77e0390d8386998008f5cba39ee}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3757a77e0390d8386998008f5cba39ee} 
bool {\bfseries intra\+\_\+band\+\_\+freq\+\_\+separation\+\_\+ul\+\_\+v1620\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_add546c9b1592013c70fe8442443a53d1}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_add546c9b1592013c70fe8442443a53d1} 
bool {\bfseries multi\+\_\+pucch\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a56e951e9ca21a597e6d3d522125e3227}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a56e951e9ca21a597e6d3d522125e3227} 
bool {\bfseries two\+\_\+pucch\+\_\+type1\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a16a2ee531a8c0bed408a55e3f9e6e6e5}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a16a2ee531a8c0bed408a55e3f9e6e6e5} 
bool {\bfseries two\+\_\+pucch\+\_\+type2\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ab3b5290e493a2abb0ce4f6ca1162b8ec}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ab3b5290e493a2abb0ce4f6ca1162b8ec} 
bool {\bfseries two\+\_\+pucch\+\_\+type3\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a6c38b7c73a068fdbf77a4f8e2a8d9637}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a6c38b7c73a068fdbf77a4f8e2a8d9637} 
bool {\bfseries two\+\_\+pucch\+\_\+type4\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a8a7087b666206a065911cb116e1b6a56}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a8a7087b666206a065911cb116e1b6a56} 
bool {\bfseries mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa44ee6e5d2cb31713bf7b71bb6a9c2b4}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa44ee6e5d2cb31713bf7b71bb6a9c2b4} 
bool {\bfseries dummy1\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a1effb82d4e1a276fd87a4b36907d593d}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a1effb82d4e1a276fd87a4b36907d593d} 
bool {\bfseries dummy2\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a123eac6056ea56e97e4a73d915eb6e09}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a123eac6056ea56e97e4a73d915eb6e09} 
bool {\bfseries two\+\_\+pucch\+\_\+type5\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a860e9a17bda6d768619576ddef03f6ac}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a860e9a17bda6d768619576ddef03f6ac} 
bool {\bfseries two\+\_\+pucch\+\_\+type6\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_af25c75fd524bb15b881422f3c43dc0d2}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_af25c75fd524bb15b881422f3c43dc0d2} 
bool {\bfseries two\+\_\+pucch\+\_\+type7\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a546527ed3a8107da9b0b4d834b433bd6}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a546527ed3a8107da9b0b4d834b433bd6} 
bool {\bfseries two\+\_\+pucch\+\_\+type8\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a22db3749dcd5951bc81003df2fba134d}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a22db3749dcd5951bc81003df2fba134d} 
bool {\bfseries two\+\_\+pucch\+\_\+type9\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a4703762158154171432c6624da2ef581}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a4703762158154171432c6624da2ef581} 
bool {\bfseries two\+\_\+pucch\+\_\+type10\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a41c7a6a9f5a06a20bab5192a5b74b59a}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a41c7a6a9f5a06a20bab5192a5b74b59a} 
bool {\bfseries two\+\_\+pucch\+\_\+type11\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_acb3e746752a6bf155e71f2307f7d6713}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_acb3e746752a6bf155e71f2307f7d6713} 
bool {\bfseries ul\+\_\+intra\+\_\+ue\+\_\+mux\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa44ef0a62e6a9c55ab344456a426fb3c}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa44ef0a62e6a9c55ab344456a426fb3c} 
bool {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a201eed443e29ae87b775304a07e01083}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a201eed443e29ae87b775304a07e01083} 
bool {\bfseries cross\+\_\+carrier\+\_\+sched\+\_\+processing\+\_\+diff\+\_\+scs\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a37761d3a87ef3af0b435b5d6e096c0d1}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a37761d3a87ef3af0b435b5d6e096c0d1} 
bool {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode1\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a15deda15b38a2f28e55792f187f9ce2d}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a15deda15b38a2f28e55792f187f9ce2d} 
bool {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9262b8d06bb3e206b3b88796922eb070}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9262b8d06bb3e206b3b88796922eb070} 
bool {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+tpmi\+\_\+group\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a355e70f17da3ffb740dc92b5c3f78487}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a355e70f17da3ffb740dc92b5c3f78487} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1pusch__repeat__type__b__r16__s__}{pusch\+\_\+repeat\+\_\+type\+\_\+b\+\_\+r16\+\_\+s\+\_\+}} {\bfseries pusch\+\_\+repeat\+\_\+type\+\_\+b\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ae5f7c35e96267fb4dab56f491112132c}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_ae5f7c35e96267fb4dab56f491112132c} 
\mbox{\hyperlink{classasn1_1_1enumerated}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16\+\_\+e\+\_\+}} {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+max\+\_\+srs\+\_\+res\+\_\+in\+\_\+set\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9970f0f5f7ad36b8a9c807342adb7a8b}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9970f0f5f7ad36b8a9c807342adb7a8b} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cbg__pusch__processing__type1__different__tb__per__slot__r16__s__}{cbg\+\_\+pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}} {\bfseries cbg\+\_\+pusch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9a46de063d37cd0790a98295e66e8d94}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9a46de063d37cd0790a98295e66e8d94} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cbg__pusch__processing__type2__different__tb__per__slot__r16__s__}{cbg\+\_\+pusch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}} {\bfseries cbg\+\_\+pusch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9c15775bd4b923788d22889e980a174b}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a9c15775bd4b923788d22889e980a174b} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1srs__all__pos__res__r16__s}{srs\+\_\+all\+\_\+pos\+\_\+res\+\_\+r16\+\_\+s}} {\bfseries supported\+\_\+srs\+\_\+pos\+\_\+res\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a1c93db6b2b8aead955c3ddc6db9010c5}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a1c93db6b2b8aead955c3ddc6db9010c5} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1intra__freq__daps__ul__r16__s__}{intra\+\_\+freq\+\_\+daps\+\_\+ul\+\_\+r16\+\_\+s\+\_\+}} {\bfseries intra\+\_\+freq\+\_\+daps\+\_\+ul\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3a663d5df9827cfcb6fcce9fd0477be4}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a3a663d5df9827cfcb6fcce9fd0477be4} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1multi__pucch__r16__s__}{multi\+\_\+pucch\+\_\+r16\+\_\+s\+\_\+}} {\bfseries multi\+\_\+pucch\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a449595ee820cf4d671978ee6d94846e7}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a449595ee820cf4d671978ee6d94846e7} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__intra__ue__mux__r16__s__}{ul\+\_\+intra\+\_\+ue\+\_\+mux\+\_\+r16\+\_\+s\+\_\+}} {\bfseries ul\+\_\+intra\+\_\+ue\+\_\+mux\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_abab93eca46f98a3ec3a2cb5c38c1ca35}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_abab93eca46f98a3ec3a2cb5c38c1ca35} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1cross__carrier__sched__processing__diff__scs__r16__s__}{cross\+\_\+carrier\+\_\+sched\+\_\+processing\+\_\+diff\+\_\+scs\+\_\+r16\+\_\+s\+\_\+}} {\bfseries cross\+\_\+carrier\+\_\+sched\+\_\+processing\+\_\+diff\+\_\+scs\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa14c6f36f8c9c41758142f196a9f81a8}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_aa14c6f36f8c9c41758142f196a9f81a8} 
\mbox{\hyperlink{classasn1_1_1enumerated}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16\+\_\+e\+\_\+}} {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a2b799a77d44b4acca6e4dfd6a9a90494}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a2b799a77d44b4acca6e4dfd6a9a90494} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_1_1ul__full__pwr__mode2__tpmi__group__r16__s__}{ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+tpmi\+\_\+group\+\_\+r16\+\_\+s\+\_\+}} {\bfseries ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+tpmi\+\_\+group\+\_\+r16}
\end{DoxyCompactItemize}


\doxysubsection{Member Typedef Documentation}
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a948a48b8936c890be2ef75d37cea55d8}\label{structasn1_1_1rrc__nr_1_1feature__set__ul__v1610__s_a948a48b8936c890be2ef75d37cea55d8} 
\index{asn1::rrc\_nr::feature\_set\_ul\_v1610\_s@{asn1::rrc\_nr::feature\_set\_ul\_v1610\_s}!ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_@{ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_}}
\index{ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_@{ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_}!asn1::rrc\_nr::feature\_set\_ul\_v1610\_s@{asn1::rrc\_nr::feature\_set\_ul\_v1610\_s}}
\doxysubsubsection{\texorpdfstring{ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_}{ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_e\_}}
{\footnotesize\ttfamily using \mbox{\hyperlink{classasn1_1_1enumerated}{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+ul\+\_\+v1610\+\_\+s\+::ul\+\_\+full\+\_\+pwr\+\_\+mode2\+\_\+srs\+\_\+cfg\+\_\+diff\+\_\+num\+\_\+srs\+\_\+ports\+\_\+r16\+\_\+e\+\_\+}}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{}
\DoxyCodeLine{\ \ \ \ \ \ enumerated<ul\_full\_pwr\_mode2\_srs\_cfg\_diff\_num\_srs\_ports\_r16\_opts>}

\end{DoxyCode}


The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\item 
lib/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+cpp\end{DoxyCompactItemize}
