<html><body><samp><pre>
<!@TC:1582428617>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 7 6.1
#Hostname: YALONG-PC

# Sun Feb 23 11:30:17 2020

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1582428618> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1582428618> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\AdderDecode.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRAKE_CONT.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRIDGE_CONT.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CLK_DIV.V" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ClkGen.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\DAC_AD8803AR.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Clock16x\Clock16x.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_decoder.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_encoder.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_ed.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x11_TPort\Ram256x11_TPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x9_DPort\Ram256x9_DPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\LED_CONTROL.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\MEL.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Oscillator_Counter.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\pci_emu_target.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\RS485.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram4096x16_TPort\Ram4096x16_TPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top_100015532TFW
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\pci_emu_target.v:51:7:51:21:@N:CG364:@XP_MSG">pci_emu_target.v(51)</a><!@TM:1582428618> | Synthesizing module PCI_EMU_TARGET in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v:36:7:36:18:@N:CG364:@XP_MSG">CAN_SJA1000.v(36)</a><!@TM:1582428618> | Synthesizing module CAN_SJA1000 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v:21:7:21:20:@N:CG364:@XP_MSG">Timer_Counter.v(21)</a><!@TM:1582428618> | Synthesizing module TIMER_COUNTER in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Oscillator_Counter.v:27:7:27:25:@N:CG364:@XP_MSG">Oscillator_Counter.v(27)</a><!@TM:1582428618> | Synthesizing module OSCILLATOR_COUNTER in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3e.v(2051)</a><!@TM:1582428618> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3e.v(1229)</a><!@TM:1582428618> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2180:7:2180:13:@N:CG364:@XP_MSG">proasic3e.v(2180)</a><!@TM:1582428618> | Synthesizing module RAM4K9 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:1401:7:1401:10:@N:CG364:@XP_MSG">proasic3e.v(1401)</a><!@TM:1582428618> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram4096x16_TPort\Ram4096x16_TPort.v:5:7:5:23:@N:CG364:@XP_MSG">Ram4096x16_TPort.v(5)</a><!@TM:1582428618> | Synthesizing module Ram4096x16_TPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:63:7:63:19:@N:CG364:@XP_MSG">ADC_AD7663AS.V(63)</a><!@TM:1582428618> | Synthesizing module ADC_AD7663AS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\RS485.v:37:7:37:12:@N:CG364:@XP_MSG">RS485.v(37)</a><!@TM:1582428618> | Synthesizing module RS485 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRIDGE_CONT.v:32:7:32:18:@N:CG364:@XP_MSG">BRIDGE_CONT.v(32)</a><!@TM:1582428618> | Synthesizing module BRIDGE_CONT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRAKE_CONT.v:33:7:33:17:@N:CG364:@XP_MSG">BRAKE_CONT.v(33)</a><!@TM:1582428618> | Synthesizing module BRAKE_CONT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CLK_DIV.V:21:7:21:16:@N:CG364:@XP_MSG">CLK_DIV.V(21)</a><!@TM:1582428618> | Synthesizing module CLOCK_DIV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\DAC_AD8803AR.v:29:7:29:19:@N:CG364:@XP_MSG">DAC_AD8803AR.v(29)</a><!@TM:1582428618> | Synthesizing module DAC_AD8803AR in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v:21:7:21:20:@N:CG364:@XP_MSG">Timer_Counter.v(21)</a><!@TM:1582428618> | Synthesizing module TIMER_COUNTER in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = TIMER_COUNTER_32s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\MEL.v:39:7:39:10:@N:CG364:@XP_MSG">MEL.v(39)</a><!@TM:1582428618> | Synthesizing module MEL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2270:8:2270:17:@N:CG364:@XP_MSG">proasic3e.v(2270)</a><!@TM:1582428618> | Synthesizing module RAM512X18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x11_TPort\Ram256x11_TPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram256x11_TPort.v(5)</a><!@TM:1582428618> | Synthesizing module Ram256x11_TPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x9_DPort\Ram256x9_DPort.v:5:7:5:21:@N:CG364:@XP_MSG">Ram256x9_DPort.v(5)</a><!@TM:1582428618> | Synthesizing module Ram256x9_DPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v:58:7:58:24:@N:CG364:@XP_MSG">HOTLink_CY7C9689A.v(58)</a><!@TM:1582428618> | Synthesizing module HOTLink_CY7C9689A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\LED_CONTROL.v:21:7:21:18:@N:CG364:@XP_MSG">LED_CONTROL.v(21)</a><!@TM:1582428618> | Synthesizing module LED_CONTROL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ClkGen.v:43:7:43:13:@N:CG364:@XP_MSG">ClkGen.v(43)</a><!@TM:1582428618> | Synthesizing module ClkGen in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3e.v(2810)</a><!@TM:1582428618> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3e.v(260)</a><!@TM:1582428618> | Synthesizing module PLLINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Clock16x\Clock16x.v:5:7:5:15:@N:CG364:@XP_MSG">Clock16x.v(5)</a><!@TM:1582428618> | Synthesizing module Clock16x in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram2048x8_DPort.v(5)</a><!@TM:1582428618> | Synthesizing module Ram2048x8_DPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram2048x8_TPort.v(5)</a><!@TM:1582428618> | Synthesizing module Ram2048x8_TPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_decoder.v:24:7:24:9:@N:CG364:@XP_MSG">manchester_decoder.v(24)</a><!@TM:1582428618> | Synthesizing module md in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_encoder.v:23:7:23:9:@N:CG364:@XP_MSG">manchester_encoder.v(23)</a><!@TM:1582428618> | Synthesizing module me in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_ed.v:24:7:24:10:@N:CG364:@XP_MSG">manchester_ed.v(24)</a><!@TM:1582428618> | Synthesizing module MED in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v:71:7:71:13:@N:CG364:@XP_MSG">enet_if.v(71)</a><!@TM:1582428618> | Synthesizing module ENETIF in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v:399:31:399:38:@N:CG179:@XP_MSG">enet_if.v(399)</a><!@TM:1582428618> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\AdderDecode.v:58:7:58:18:@N:CG364:@XP_MSG">AdderDecode.v(58)</a><!@TM:1582428618> | Synthesizing module AdderDecode in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:21:7:21:23:@N:CG364:@XP_MSG">top_100015532-TFW.v(21)</a><!@TM:1582428618> | Synthesizing module top_100015532TFW in library work.

<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:339:4:339:10:@W:CL208:@XP_MSG">top_100015532-TFW.v(339)</a><!@TM:1582428618> | All reachable assignments to bit 7 of digital_in[31:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:339:4:339:10:@W:CL208:@XP_MSG">top_100015532-TFW.v(339)</a><!@TM:1582428618> | All reachable assignments to bit 28 of digital_in[31:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:63:20:63:27:@N:CL159:@XP_MSG">top_100015532-TFW.v(63)</a><!@TM:1582428618> | Input PCAN_TX is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:64:20:64:27:@N:CL159:@XP_MSG">top_100015532-TFW.v(64)</a><!@TM:1582428618> | Input PCAN_RX is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v:260:4:260:10:@N:CL201:@XP_MSG">enet_if.v(260)</a><!@TM:1582428618> | Trying to extract state machine for register txr_fsm.
Extracted state machine for register txr_fsm
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v:317:4:317:10:@N:CL201:@XP_MSG">HOTLink_CY7C9689A.v(317)</a><!@TM:1582428618> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v:242:4:242:10:@N:CL201:@XP_MSG">HOTLink_CY7C9689A.v(242)</a><!@TM:1582428618> | Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:148:1:148:7:@W:CL190:@XP_MSG">ADC_AD7663AS.V(148)</a><!@TM:1582428618> | Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:148:1:148:7:@W:CL190:@XP_MSG">ADC_AD7663AS.V(148)</a><!@TM:1582428618> | Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:148:1:148:7:@W:CL279:@XP_MSG">ADC_AD7663AS.V(148)</a><!@TM:1582428618> | Pruning register bits 6 to 5 of time_out_count[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:148:1:148:7:@N:CL201:@XP_MSG">ADC_AD7663AS.V(148)</a><!@TM:1582428618> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 24 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v:93:2:93:8:@N:CL201:@XP_MSG">CAN_SJA1000.v(93)</a><!@TM:1582428618> | Trying to extract state machine for register state0.
Extracted state machine for register state0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 11:30:18 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1582428618> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 11:30:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 11:30:18 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1582428620> | Running in 64-bit mode 
File D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\synwork\top_100015532TFW_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 11:30:20 2020

###########################################################]
# Sun Feb 23 11:30:20 2020

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\git\ATE-FW-100015532\100015532TFW.Actel\constraint\top_100015532TFW_synth.sdc
Adding property syn_global_buffers, value 12 to view:work.top_100015532TFW(verilog)
Linked File: <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW_scck.rpt:@XP_FILE">top_100015532TFW_scck.rpt</a>
Printing clock  summary report in "D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582428622> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1582428622> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 118MB)

Adding property syn_insert_buffer, value "CLKINT", to net PCI_CLK2
Adding property syn_insert_buffer, value "CLKINT", to net PCI_RST
Adding property syn_insert_buffer, value "CLKINT", to net SYSCLK_IN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 129MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                        Requested     Requested     Clock        Clock                   Clock
Clock                                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------
ADC_AD7663AS_0|ram_wr_clk_inferred_clock     40.0 MHz      25.000        inferred     Inferred_clkgroup_4     16   
ADC_AD7663AS_1|ram_wr_clk_inferred_clock     40.0 MHz      25.000        inferred     Inferred_clkgroup_5     16   
PCI_CLK2                                     32.0 MHz      31.250        declared     default_clkgroup_2      1367 
SD_CLK16x                                    160.0 MHz     6.250         declared     default_clkgroup_3      99   
SYSCLK                                       40.0 MHz      25.000        declared     default_clkgroup_1      0    
SYSCLK_IN                                    80.0 MHz      12.500        declared     default_clkgroup_0      1    
System                                       40.0 MHz      25.000        system       system_clkgroup         0    
aqclk                                        1.0 MHz       1000.000      declared     default_clkgroup_5      3    
md|clk1x_enable_inferred_clock               40.0 MHz      25.000        inferred     Inferred_clkgroup_3     17   
md|clkdiv_inferred_clock[3]                  40.0 MHz      25.000        inferred     Inferred_clkgroup_2     21   
me|clkdiv_inferred_clock[3]                  40.0 MHz      25.000        inferred     Inferred_clkgroup_1     12   
pci_16kHz                                    1.0 MHz       1000.000      declared     default_clkgroup_4      2    
pci_clk_div                                  1.0 MHz       1000.000      declared     default_clkgroup_7      394  
sclk                                         20.0 MHz      50.000        declared     default_clkgroup_6      167  
stat_led2_clk                                1.0 MHz       1000.000      declared     default_clkgroup_8      16   
stat_led2_clk_pre                            1.0 MHz       1000.000      declared     default_clkgroup_9      33   
top_100015532TFW|TP156_inferred_clock        40.0 MHz      25.000        inferred     Inferred_clkgroup_0     1787 
===================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\timer_counter.v:43:1:43:7:@W:MT530:@XP_MSG">timer_counter.v(43)</a><!@TM:1582428622> | Found inferred clock top_100015532TFW|TP156_inferred_clock which controls 1787 sequential elements including osc_count.counter.count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_encoder.v:117:4:117:10:@W:MT530:@XP_MSG">manchester_encoder.v(117)</a><!@TM:1582428622> | Found inferred clock me|clkdiv_inferred_clock[3] which controls 12 sequential elements including coll_mod.med_mod.u2.tsr[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:85:4:85:10:@W:MT530:@XP_MSG">manchester_decoder.v(85)</a><!@TM:1582428622> | Found inferred clock md|clkdiv_inferred_clock[3] which controls 21 sequential elements including coll_mod.med_mod.u1.nrz. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:93:4:93:10:@W:MT530:@XP_MSG">manchester_decoder.v(93)</a><!@TM:1582428622> | Found inferred clock md|clk1x_enable_inferred_clock which controls 17 sequential elements including coll_mod.med_mod.u1.clkdiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\smartgen\ram4096x16_tport\ram4096x16_tport.v:333:11:333:33:@W:MT530:@XP_MSG">ram4096x16_tport.v(333)</a><!@TM:1582428622> | Found inferred clock ADC_AD7663AS_0|ram_wr_clk_inferred_clock which controls 16 sequential elements including ad2_mod.data_in_ram.Ram4096x16_TPort_R0C11. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\smartgen\ram4096x16_tport\ram4096x16_tport.v:333:11:333:33:@W:MT530:@XP_MSG">ram4096x16_tport.v(333)</a><!@TM:1582428622> | Found inferred clock ADC_AD7663AS_1|ram_wr_clk_inferred_clock which controls 16 sequential elements including ad1_mod.data_in_ram.Ram4096x16_TPort_R0C11. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1582428622> | Set autoconstraint_io  
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1582428622> | Writing default property annotation file D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 129MB)

Encoding state machine state0[3:0] (in view: work.CAN_SJA1000(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\can_sja1000.v:93:2:93:8:@N:MO225:@XP_MSG">can_sja1000.v(93)</a><!@TM:1582428622> | There are no possible illegal states for state machine state0[3:0] (in view: work.CAN_SJA1000(verilog)); safe FSM implementation is not required.
Encoding state machine state[23:0] (in view: work.ADC_AD7663AS_1(verilog))
original code -> new code
   00000 -> 000000000000000000000001
   00001 -> 000000000000000000000010
   00010 -> 000000000000000000000100
   00011 -> 000000000000000000001000
   00100 -> 000000000000000000010000
   00101 -> 000000000000000000100000
   00110 -> 000000000000000001000000
   00111 -> 000000000000000010000000
   01000 -> 000000000000000100000000
   01001 -> 000000000000001000000000
   01010 -> 000000000000010000000000
   01011 -> 000000000000100000000000
   01100 -> 000000000001000000000000
   01101 -> 000000000010000000000000
   01110 -> 000000000100000000000000
   01111 -> 000000001000000000000000
   10000 -> 000000010000000000000000
   10001 -> 000000100000000000000000
   10010 -> 000001000000000000000000
   10011 -> 000010000000000000000000
   10100 -> 000100000000000000000000
   10101 -> 001000000000000000000000
   10110 -> 010000000000000000000000
   10111 -> 100000000000000000000000
Encoding state machine state[23:0] (in view: work.ADC_AD7663AS_0(verilog))
original code -> new code
   00000 -> 000000000000000000000001
   00001 -> 000000000000000000000010
   00010 -> 000000000000000000000100
   00011 -> 000000000000000000001000
   00100 -> 000000000000000000010000
   00101 -> 000000000000000000100000
   00110 -> 000000000000000001000000
   00111 -> 000000000000000010000000
   01000 -> 000000000000000100000000
   01001 -> 000000000000001000000000
   01010 -> 000000000000010000000000
   01011 -> 000000000000100000000000
   01100 -> 000000000001000000000000
   01101 -> 000000000010000000000000
   01110 -> 000000000100000000000000
   01111 -> 000000001000000000000000
   10000 -> 000000010000000000000000
   10001 -> 000000100000000000000000
   10010 -> 000001000000000000000000
   10011 -> 000010000000000000000000
   10100 -> 000100000000000000000000
   10101 -> 001000000000000000000000
   10110 -> 010000000000000000000000
   10111 -> 100000000000000000000000
Encoding state machine rx_state[4:0] (in view: work.HOTLink_CY7C9689A(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine tx_state[3:0] (in view: work.HOTLink_CY7C9689A(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:242:4:242:10:@N:MO225:@XP_MSG">hotlink_cy7c9689a.v(242)</a><!@TM:1582428622> | There are no possible illegal states for state machine tx_state[3:0] (in view: work.HOTLink_CY7C9689A(verilog)); safe FSM implementation is not required.
Encoding state machine txr_fsm[15:0] (in view: work.ENETIF(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
None
None
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1582428622> | Found issues with constraints. Please check constraint checker report "D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 42MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Feb 23 11:30:22 2020

###########################################################]
# Sun Feb 23 11:30:22 2020

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582428660> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1582428660> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1582428660> | Set autoconstraint_io  


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 124MB)

Encoding state machine state0[3:0] (in view: work.CAN_SJA1000(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\can_sja1000.v:93:2:93:8:@N:MO225:@XP_MSG">can_sja1000.v(93)</a><!@TM:1582428660> | There are no possible illegal states for state machine state0[3:0] (in view: work.CAN_SJA1000(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\timer_counter.v:43:1:43:7:@N:MO231:@XP_MSG">timer_counter.v(43)</a><!@TM:1582428660> | Found counter in view:work.TIMER_COUNTER_0(verilog) instance count[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_1(verilog) instance time_out_count[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_1(verilog) instance repeat_times[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_1(verilog) instance data_count[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_1(verilog) instance ram_wr_pt[11:0] 
Encoding state machine state[23:0] (in view: work.ADC_AD7663AS_1(verilog))
original code -> new code
   00000 -> 000000000000000000000001
   00001 -> 000000000000000000000010
   00010 -> 000000000000000000000100
   00011 -> 000000000000000000001000
   00100 -> 000000000000000000010000
   00101 -> 000000000000000000100000
   00110 -> 000000000000000001000000
   00111 -> 000000000000000010000000
   01000 -> 000000000000000100000000
   01001 -> 000000000000001000000000
   01010 -> 000000000000010000000000
   01011 -> 000000000000100000000000
   01100 -> 000000000001000000000000
   01101 -> 000000000010000000000000
   01110 -> 000000000100000000000000
   01111 -> 000000001000000000000000
   10000 -> 000000010000000000000000
   10001 -> 000000100000000000000000
   10010 -> 000001000000000000000000
   10011 -> 000010000000000000000000
   10100 -> 000100000000000000000000
   10101 -> 001000000000000000000000
   10110 -> 010000000000000000000000
   10111 -> 100000000000000000000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:MF179:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Found 12 by 12 bit less-than operator ('<') un1_data_count (in view: work.ADC_AD7663AS_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:MF179:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Found 12 by 12 bit less-than operator ('<') un1_data_count (in view: work.ADC_AD7663AS_1(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:BN115:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Removing instance un1_data_count_1 (in view: work.ADC_AD7663AS_1(verilog)) of type view:VhdlGenLib.CMP_LT__w12(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_0(verilog) instance time_out_count[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_0(verilog) instance repeat_times[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_0(verilog) instance data_count[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:148:1:148:7:@N:MO231:@XP_MSG">adc_ad7663as.v(148)</a><!@TM:1582428660> | Found counter in view:work.ADC_AD7663AS_0(verilog) instance ram_wr_pt[11:0] 
Encoding state machine state[23:0] (in view: work.ADC_AD7663AS_0(verilog))
original code -> new code
   00000 -> 000000000000000000000001
   00001 -> 000000000000000000000010
   00010 -> 000000000000000000000100
   00011 -> 000000000000000000001000
   00100 -> 000000000000000000010000
   00101 -> 000000000000000000100000
   00110 -> 000000000000000001000000
   00111 -> 000000000000000010000000
   01000 -> 000000000000000100000000
   01001 -> 000000000000001000000000
   01010 -> 000000000000010000000000
   01011 -> 000000000000100000000000
   01100 -> 000000000001000000000000
   01101 -> 000000000010000000000000
   01110 -> 000000000100000000000000
   01111 -> 000000001000000000000000
   10000 -> 000000010000000000000000
   10001 -> 000000100000000000000000
   10010 -> 000001000000000000000000
   10011 -> 000010000000000000000000
   10100 -> 000100000000000000000000
   10101 -> 001000000000000000000000
   10110 -> 010000000000000000000000
   10111 -> 100000000000000000000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:MF179:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Found 12 by 12 bit less-than operator ('<') un1_data_count (in view: work.ADC_AD7663AS_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:MF179:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Found 12 by 12 bit less-than operator ('<') un1_data_count (in view: work.ADC_AD7663AS_0(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\adc_ad7663as.v:302:8:302:34:@N:BN115:@XP_MSG">adc_ad7663as.v(302)</a><!@TM:1582428660> | Removing instance un1_data_count_1 (in view: work.ADC_AD7663AS_0(verilog)) of type view:VhdlGenLib.CMP_LT__w12(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\rs485.v:96:1:96:7:@N:MO231:@XP_MSG">rs485.v(96)</a><!@TM:1582428660> | Found counter in view:work.RS485(verilog) instance bit_count[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:132:1:132:7:@N:MO231:@XP_MSG">bridge_cont.v(132)</a><!@TM:1582428660> | Found counter in view:work.BRIDGE_CONT(verilog) instance cntr_dutyC[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:123:1:123:7:@N:MO231:@XP_MSG">bridge_cont.v(123)</a><!@TM:1582428660> | Found counter in view:work.BRIDGE_CONT(verilog) instance cntr_dutyB[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:114:1:114:7:@N:MO231:@XP_MSG">bridge_cont.v(114)</a><!@TM:1582428660> | Found counter in view:work.BRIDGE_CONT(verilog) instance cntr_dutyA[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:85:1:85:7:@N:MO231:@XP_MSG">bridge_cont.v(85)</a><!@TM:1582428660> | Found counter in view:work.BRIDGE_CONT(verilog) instance cntr_freq[15:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:88:10:88:36:@N:MF179:@XP_MSG">bridge_cont.v(88)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr_freq_1 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1582428660> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:205:6:205:32:@N:MF179:@XP_MSG">bridge_cont.v(205)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') over_curr_buf5 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:117:10:117:34:@N:MF179:@XP_MSG">bridge_cont.v(117)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyA7 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:126:10:126:34:@N:MF179:@XP_MSG">bridge_cont.v(126)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyB6 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:135:10:135:34:@N:MF179:@XP_MSG">bridge_cont.v(135)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyC6 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1582428660> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:88:10:88:36:@N:MF179:@XP_MSG">bridge_cont.v(88)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr_freq_1 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:205:6:205:32:@N:MF179:@XP_MSG">bridge_cont.v(205)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') over_curr_buf5 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:117:10:117:34:@N:MF179:@XP_MSG">bridge_cont.v(117)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyA7 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:126:10:126:34:@N:MF179:@XP_MSG">bridge_cont.v(126)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyB6 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:135:10:135:34:@N:MF179:@XP_MSG">bridge_cont.v(135)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyC6 (in view: work.BRIDGE_CONT(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:88:10:88:36:@N:BN115:@XP_MSG">bridge_cont.v(88)</a><!@TM:1582428660> | Removing instance un1_cntr_freq_1_1 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w16(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:73:29:73:65:@N:BN115:@XP_MSG">bridge_cont.v(73)</a><!@TM:1582428660> | Removing instance un1_clk_divider_2_0 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.ADD__const_cin_w16_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:205:6:205:32:@N:BN115:@XP_MSG">bridge_cont.v(205)</a><!@TM:1582428660> | Removing instance over_curr_buf5_1 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w16(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:117:10:117:34:@N:BN115:@XP_MSG">bridge_cont.v(117)</a><!@TM:1582428660> | Removing instance cntr_dutyA7_1 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w32(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:126:10:126:34:@N:BN115:@XP_MSG">bridge_cont.v(126)</a><!@TM:1582428660> | Removing instance cntr_dutyB6_1 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w32(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\bridge_cont.v:135:10:135:34:@N:BN115:@XP_MSG">bridge_cont.v(135)</a><!@TM:1582428660> | Removing instance cntr_dutyC6_1 (in view: work.BRIDGE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w32(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\timer_counter.v:43:1:43:7:@N:MO231:@XP_MSG">timer_counter.v(43)</a><!@TM:1582428660> | Found counter in view:work.TIMER_COUNTER(verilog) instance count[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:98:1:98:7:@N:MO231:@XP_MSG">brake_cont.v(98)</a><!@TM:1582428660> | Found counter in view:work.BRAKE_CONT(verilog) instance cntr_dutyA[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:75:1:75:7:@N:MO231:@XP_MSG">brake_cont.v(75)</a><!@TM:1582428660> | Found counter in view:work.BRAKE_CONT(verilog) instance cntr_freq[15:0] 
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1582428660> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:78:10:78:36:@N:MF179:@XP_MSG">brake_cont.v(78)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr_freq (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:142:6:142:32:@N:MF179:@XP_MSG">brake_cont.v(142)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') over_curr_buf5 (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:101:16:101:40:@N:MF179:@XP_MSG">brake_cont.v(101)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyA7 (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1582428660> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:78:10:78:36:@N:MF179:@XP_MSG">brake_cont.v(78)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr_freq (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:142:6:142:32:@N:MF179:@XP_MSG">brake_cont.v(142)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') over_curr_buf5 (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:101:16:101:40:@N:MF179:@XP_MSG">brake_cont.v(101)</a><!@TM:1582428660> | Found 32 by 32 bit less-than operator ('<') cntr_dutyA7 (in view: work.BRAKE_CONT(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:67:29:67:65:@N:BN115:@XP_MSG">brake_cont.v(67)</a><!@TM:1582428660> | Removing instance un1_clk_divider_0 (in view: work.BRAKE_CONT(verilog)) of type view:VhdlGenLib.ADD__const_cin_w16_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:78:10:78:36:@N:BN115:@XP_MSG">brake_cont.v(78)</a><!@TM:1582428660> | Removing instance un1_cntr_freq_1 (in view: work.BRAKE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w16(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:142:6:142:32:@N:BN115:@XP_MSG">brake_cont.v(142)</a><!@TM:1582428660> | Removing instance over_curr_buf5_1 (in view: work.BRAKE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w16(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\brake_cont.v:101:16:101:40:@N:BN115:@XP_MSG">brake_cont.v(101)</a><!@TM:1582428660> | Removing instance cntr_dutyA7_1 (in view: work.BRAKE_CONT(verilog)) of type view:VhdlGenLib.CMP_LT__w32(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\dac_ad8803ar.v:65:1:65:7:@N:MO231:@XP_MSG">dac_ad8803ar.v(65)</a><!@TM:1582428660> | Found counter in view:work.DAC_AD8803AR(verilog) instance bit_count[3:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_0(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\mel.v:103:1:103:7:@N:MO231:@XP_MSG">mel.v(103)</a><!@TM:1582428660> | Found counter in view:work.MEL(verilog) instance ack_timer[15:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\mel.v:109:24:109:49:@N:MF179:@XP_MSG">mel.v(109)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_ack_time_set (in view: work.MEL(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\mel.v:109:24:109:49:@N:MF179:@XP_MSG">mel.v(109)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_ack_time_set (in view: work.MEL(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\mel.v:109:24:109:49:@N:BN115:@XP_MSG">mel.v(109)</a><!@TM:1582428660> | Removing instance un1_ack_time_set_1 (in view: work.MEL(verilog)) of type view:VhdlGenLib.CMP_LT__w16(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\timer_counter.v:43:1:43:7:@N:MO231:@XP_MSG">timer_counter.v(43)</a><!@TM:1582428660> | Found counter in view:work.TIMER_COUNTER_32s(verilog) instance count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:317:4:317:10:@N:MO231:@XP_MSG">hotlink_cy7c9689a.v(317)</a><!@TM:1582428660> | Found counter in view:work.HOTLink_CY7C9689A(verilog) instance glitch_count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:317:4:317:10:@N:MO231:@XP_MSG">hotlink_cy7c9689a.v(317)</a><!@TM:1582428660> | Found counter in view:work.HOTLink_CY7C9689A(verilog) instance reset_cntr_rx[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:242:4:242:10:@N:MO231:@XP_MSG">hotlink_cy7c9689a.v(242)</a><!@TM:1582428660> | Found counter in view:work.HOTLink_CY7C9689A(verilog) instance reset_cntr[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:149:4:149:10:@N:MO231:@XP_MSG">hotlink_cy7c9689a.v(149)</a><!@TM:1582428660> | Found counter in view:work.HOTLink_CY7C9689A(verilog) instance lcnt[2:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:140:4:140:10:@N:MO231:@XP_MSG">hotlink_cy7c9689a.v(140)</a><!@TM:1582428660> | Found counter in view:work.HOTLink_CY7C9689A(verilog) instance pcnt[2:0] 
Encoding state machine rx_state[4:0] (in view: work.HOTLink_CY7C9689A(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine tx_state[3:0] (in view: work.HOTLink_CY7C9689A(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:242:4:242:10:@N:MO225:@XP_MSG">hotlink_cy7c9689a.v(242)</a><!@TM:1582428660> | There are no possible illegal states for state machine tx_state[3:0] (in view: work.HOTLink_CY7C9689A(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:271:32:271:60:@N:MF179:@XP_MSG">hotlink_cy7c9689a.v(271)</a><!@TM:1582428660> | Found 9 by 9 bit less-than operator ('<') un1_out_ram_rd_pt (in view: work.HOTLink_CY7C9689A(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:237:33:237:51:@N:MF238:@XP_MSG">hotlink_cy7c9689a.v(237)</a><!@TM:1582428660> | Found 8-bit incrementor, 'un3_out_ram_rd_pt[8:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:369:54:369:71:@N:MF238:@XP_MSG">hotlink_cy7c9689a.v(369)</a><!@TM:1582428660> | Found 8-bit incrementor, 'un2_in_ram_wr_pt_n[7:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:271:32:271:60:@N:MF179:@XP_MSG">hotlink_cy7c9689a.v(271)</a><!@TM:1582428660> | Found 9 by 9 bit less-than operator ('<') un1_out_ram_rd_pt (in view: work.HOTLink_CY7C9689A(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:271:32:271:60:@N:BN115:@XP_MSG">hotlink_cy7c9689a.v(271)</a><!@TM:1582428660> | Removing instance un1_out_ram_rd_pt_1 (in view: work.HOTLink_CY7C9689A(verilog)) of type view:VhdlGenLib.CMP_LT__w9_const_0(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:237:33:237:51:@N:BN115:@XP_MSG">hotlink_cy7c9689a.v(237)</a><!@TM:1582428660> | Removing instance un3_out_ram_rd_pt_1 (in view: work.HOTLink_CY7C9689A(verilog)) of type view:DECOMP.PM_top_100015532TFW_ADDC__0_8__A3PE600_PQFP208_-2(DECOMP) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:369:54:369:71:@N:BN115:@XP_MSG">hotlink_cy7c9689a.v(369)</a><!@TM:1582428660> | Removing instance un2_in_ram_wr_pt_n_1 (in view: work.HOTLink_CY7C9689A(verilog)) of type view:DECOMP.PM_top_100015532TFW_ADDC__0_8__A3PE600_PQFP208_-2(DECOMP) because it does not drive other instances.
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\led_control.v:65:8:65:10:@N:MF238:@XP_MSG">led_control.v(65)</a><!@TM:1582428660> | Found 4-bit incrementor, 'counter_3[3:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_9(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_7(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_6(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_4(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:43:15:43:31:@N:MF179:@XP_MSG">clk_div.v(43)</a><!@TM:1582428660> | Found 16 by 16 bit less-than operator ('<') un1_cntr (in view: work.CLOCK_DIV_3(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\clk_div.v:48:27:48:36:@N:MF238:@XP_MSG">clk_div.v(48)</a><!@TM:1582428660> | Found 16-bit incrementor, 'un5_cntr[15:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:260:4:260:10:@N:MO231:@XP_MSG">enet_if.v(260)</a><!@TM:1582428660> | Found counter in view:work.ENETIF(verilog) instance txr_cnt[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:260:4:260:10:@N:MO231:@XP_MSG">enet_if.v(260)</a><!@TM:1582428660> | Found counter in view:work.ENETIF(verilog) instance rxbuf_rst_cnt[10:0] 
Encoding state machine txr_fsm[15:0] (in view: work.ENETIF(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:303:23:303:49:@N:MF179:@XP_MSG">enet_if.v(303)</a><!@TM:1582428660> | Found 11 by 11 bit less-than operator ('<') rxbuf_rst_cnt13 (in view: work.ENETIF(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:388:39:388:59:@N:MF179:@XP_MSG">enet_if.v(388)</a><!@TM:1582428660> | Found 11 by 11 bit less-than operator ('<') un1_txr_cnt (in view: work.ENETIF(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:303:23:303:49:@N:MF179:@XP_MSG">enet_if.v(303)</a><!@TM:1582428660> | Found 11 by 11 bit less-than operator ('<') rxbuf_rst_cnt13 (in view: work.ENETIF(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:388:39:388:59:@N:MF179:@XP_MSG">enet_if.v(388)</a><!@TM:1582428660> | Found 11 by 11 bit less-than operator ('<') un1_txr_cnt (in view: work.ENETIF(verilog))
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:303:23:303:49:@N:BN115:@XP_MSG">enet_if.v(303)</a><!@TM:1582428660> | Removing instance rxbuf_rst_cnt13_1 (in view: work.ENETIF(verilog)) of type view:VhdlGenLib.CMP_LT__w11(fcomp) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:388:39:388:59:@N:BN115:@XP_MSG">enet_if.v(388)</a><!@TM:1582428660> | Removing instance un1_txr_cnt_1 (in view: work.ENETIF(verilog)) of type view:VhdlGenLib.CMP_LT__w11(fcomp) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:131:4:131:10:@N:MO231:@XP_MSG">manchester_decoder.v(131)</a><!@TM:1582428660> | Found counter in view:work.md(verilog) instance no_bits_rcvd[3:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:98:22:98:34:@N:MF238:@XP_MSG">manchester_decoder.v(98)</a><!@TM:1582428660> | Found 4-bit incrementor, 'un2_clkdiv_1[3:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_encoder.v:136:4:136:10:@N:MO231:@XP_MSG">manchester_encoder.v(136)</a><!@TM:1582428660> | Found counter in view:work.me(verilog) instance no_bits_sent[3:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_encoder.v:108:22:108:34:@N:MF238:@XP_MSG">manchester_encoder.v(108)</a><!@TM:1582428660> | Found 4-bit incrementor, 'un2_clkdiv_1[3:0]'

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 141MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[1] because it is equivalent to instance coll_mod.med_mod.u1.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[3] because it is equivalent to instance coll_mod.med_mod.u1.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[5] because it is equivalent to instance coll_mod.med_mod.u1.dout[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[7] because it is equivalent to instance coll_mod.med_mod.u1.dout[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[2] because it is equivalent to instance coll_mod.med_mod.u1.dout[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[4] because it is equivalent to instance coll_mod.med_mod.u1.dout[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:107:4:107:10:@W:BN132:@XP_MSG">manchester_decoder.v(107)</a><!@TM:1582428660> | Removing sequential instance coll_mod.med_mod.u1.rsr[6] because it is equivalent to instance coll_mod.med_mod.u1.dout[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 158MB peak: 159MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 161MB peak: 166MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 161MB peak: 166MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 192MB peak: 233MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 197MB peak: 233MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 197MB peak: 233MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 192MB peak: 233MB)


Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:23s; Memory used current: 187MB peak: 233MB)


Finished technology mapping (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 225MB peak: 235MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\enet_if.v:260:4:260:10:@A:BN291:@XP_MSG">enet_if.v(260)</a><!@TM:1582428660> | Boundary register coll_mod.rxbuf_we (in view: work.top_100015532TFW(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\manchester_decoder.v:85:4:85:10:@A:BN291:@XP_MSG">manchester_decoder.v(85)</a><!@TM:1582428660> | Boundary register coll_mod.med_mod.u1.nrz (in view: work.top_100015532TFW(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:317:4:317:10:@A:BN291:@XP_MSG">hotlink_cy7c9689a.v(317)</a><!@TM:1582428660> | Boundary register hotlink.rxreset (in view: work.top_100015532TFW(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:242:4:242:10:@A:BN291:@XP_MSG">hotlink_cy7c9689a.v(242)</a><!@TM:1582428660> | Boundary register hotlink.txreset (in view: work.top_100015532TFW(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\hdl\hotlink_cy7c9689a.v:317:4:317:10:@A:BN291:@XP_MSG">hotlink_cy7c9689a.v(317)</a><!@TM:1582428660> | Boundary register hotlink.in_ram_wr_en (in view: work.top_100015532TFW(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

High Fanout Net Report
**********************

Driver Instance / Pin Name                 Fanout, notes                     
-----------------------------------------------------------------------------
PCI_RST_pad / Y                            89 : 87 asynchronous set/reset    
pci_target.OPB_ADDR[2] / Q                 239                               
pci_target.OPB_ADDR[3] / Q                 161                               
pci_target.OPB_ADDR[4] / Q                 198                               
pci_target.OPB_ADDR[5] / Q                 134                               
pci_target.OPB_ADDR[6] / Q                 60                                
pci_target.OPB_ADDR[7] / Q                 45                                
pci_target.OPB_ADDR[8] / Q                 45                                
pci_target.OPB_ADDR[9] / Q                 47                                
pci_target.OPB_ADDR[10] / Q                46                                
pci_target.OPB_ADDR[11] / Q                46                                
pci_target.OPB_ADDR[12] / Q                52                                
pci_target.OPB_ADDR[13] / Q                57                                
pci_target.OPB_RE_0_a2 / Y                 43                                
add_dec.opb_rst / Y                        2855 : 2854 asynchronous set/reset
add_dec.SP1_RE_0_a2_0_a2 / Y               32                                
add_dec.SP2_RE_0_a2_0_a2 / Y               32                                
add_dec.DO_RE_0_a2_0_a2 / Y                28                                
add_dec.DI_RE_0_a2_2_a2 / Y                30                                
osc_count.un19_OPB_DO / Y                  32                                
pci_target.un4_PCI_AD_0_a2_1 / Y           101                               
coll_mod.un22_OPB_DO_0_a2 / Y              30                                
coll_mod.med_rst / Y                       47 : 46 asynchronous set/reset    
coll_mod.txr_enable / Q                    43                                
coll_mod.mod_rst / Y                       96 : 95 asynchronous set/reset    
Clocks.m5_0 / Y                            98                                
hotlink.un115_OPB_DO / Y                   33                                
hotlink.un23_OPB_DO_1 / Y                  99                                
mel_mod.cntr_en / Q                        32                                
mel_mod.cntr_rst / Q                       32 : 32 asynchronous set/reset    
mel_mod.m1 / Y                             79                                
brk2.cntr_dutyAlde / Y                     32                                
brk1.cntr_dutyAlde / Y                     32                                
brg5.cntr_dutyA7_0.I_140 / Y               37                                
brg5.cntr_dutyB6_0.I_140 / Y               35                                
brg5.cntr_dutyC6_0.I_140 / Y               35                                
brg4.cntr_dutyB6_0.I_140 / Y               35                                
brg4.cntr_dutyC6_0.I_140 / Y               35                                
brg3.cntr_dutyC6_0.I_140 / Y               35                                
brg2.cntr_dutyA7_0.I_140 / Y               37                                
brg2.cntr_dutyB6_0.I_140 / Y               35                                
rs485_mod.control / Q                      37                                
rs485_mod.m189 / Y                         26                                
rs485_mod.m188 / Y                         26                                
rs485_mod.m187 / Y                         26                                
rs485_mod.m186 / Y                         26                                
rs485_mod.m184 / Y                         26                                
rs485_mod.m183 / Y                         26                                
rs485_mod.m181 / Y                         26                                
rs485_mod.m178 / Y                         26                                
rs485_mod.m175 / Y                         26                                
rs485_mod.m173 / Y                         26                                
rs485_mod.m172 / Y                         26                                
rs485_mod.m169 / Y                         26                                
rs485_mod.m166 / Y                         32                                
ad2_mod.control[1] / Q                     41                                
ad1_mod.control[1] / Q                     41                                
pci_target.G_87_0 / Y                      32                                
pci_target.un30_PCI_AD_0_a2 / Y            32                                
PCI_AD_pad[0] / Y                          101                               
PCI_AD_pad[1] / Y                          65                                
PCI_AD_pad[2] / Y                          62                                
PCI_AD_pad[3] / Y                          62                                
PCI_AD_pad[4] / Y                          59                                
PCI_AD_pad[5] / Y                          59                                
PCI_AD_pad[6] / Y                          59                                
PCI_AD_pad[7] / Y                          59                                
PCI_AD_pad[8] / Y                          52                                
PCI_AD_pad[9] / Y                          49                                
PCI_AD_pad[10] / Y                         49                                
PCI_AD_pad[11] / Y                         49                                
PCI_AD_pad[12] / Y                         47                                
PCI_AD_pad[13] / Y                         47                                
PCI_AD_pad[14] / Y                         47                                
PCI_AD_pad[15] / Y                         47                                
brk2.un1_cntr_dutyA7 / Y                   33                                
brk1.un1_cntr_dutyA7 / Y                   33                                
brg1.cntr_dutyAlde_i_a2 / Y                32                                
brg1.un1_cntr_dutyA7_i_0_a2 / Y            29                                
brg4.cntr_dutyClde / Y                     32                                
brg5.cntr_dutyAlde_i_a2 / Y                32                                
brg5.cntr_dutyBlde / Y                     32                                
brg1.polarity_1_sqmuxa_0_a2_0 / Y          37                                
add_dec.SP1_WE_0_a2_0_a2 / Y               32                                
add_dec.SP2_WE_0_a2_2_a2 / Y               32                                
add_dec.DO_WE_0_a2_0_a2 / Y                28                                
hotlink.glitch_countlde / Y                32                                
hotlink.in_ram_wr_pt_n_0_sqmuxa / Y        35                                
mel_mod.m281 / Y                           63                                
add_dec.FOPT_RE_0_a2_4_a2 / Y              28                                
brg1.sample_time_set_1_sqmuxa_0_a2 / Y     32                                
brg4.cntr_dutyBlde / Y                     32                                
brg3.cntr_dutyBlde / Y                     26                                
brg3.un1_cntr_dutyB6 / Y                   27                                
brg3.cntr_dutyClde / Y                     32                                
brg3.cntr_dutyAlde_i_a2 / Y                32                                
brg3.un1_cntr_dutyA7_i_0_a2 / Y            28                                
brg2.cntr_dutyBlde / Y                     32                                
brg2.cntr_dutyClde / Y                     32                                
brg2.cntr_dutyAlde_i_a2 / Y                32                                
brg2.CycleCount_1_sqmuxa_0_a2 / Y          32                                
brg1.cntr_dutyBlde / Y                     32                                
brg1.cntr_dutyClde / Y                     31                                
brg1.un1_cntr_dutyC6 / Y                   25                                
add_dec.ILIM_DAC_RE_0_a2_6_o2_0 / Y        79                                
pci_target.pci_cmd_0_sqmuxa / Y            36                                
ad2_mod.un1_control_7_i / Y                25                                
brg1.CycleCount_1_sqmuxa_0_a2 / Y          32                                
brg4.sample_time_set_1_sqmuxa_0_a2 / Y     32                                
brk1.m101 / Y                              32                                
brk2.m101 / Y                              32                                
brg3.CycleCount_1_sqmuxa_0_a2 / Y          32                                
brg5.CycleCount_1_sqmuxa_0_a2 / Y          32                                
brk1.m91 / Y                               32                                
brg4.CycleCount_1_sqmuxa_0_a2 / Y          32                                
osc_count.sp_1_sqmuxa / Y                  32                                
rs485_mod.un1_done9 / Y                    32                                
brg5.cntr_dutyClde / Y                     32                                
pci_target.sp_dr_1_sqmuxa_0_a2 / Y         32                                
add_dec.RS485_RE_0_a2_5_a2 / Y             34                                
brk2.m91 / Y                               32                                
brg5.sample_time_set_1_sqmuxa_0_a2 / Y     32                                
brg3.sample_time_set_1_sqmuxa_0_a2 / Y     32                                
brg2.sample_time_set_1_sqmuxa_0_a2 / Y     32                                
rs485_mod.m6 / Y                           32                                
rs485_mod.bit_count14 / Y                  360                               
brg4.cntr_dutyAlde_i_a2 / Y                29                                
brg4.un1_cntr_dutyA7_i_0_a2 / Y            26                                
osc_count.un10_OPB_DO_0 / Y                85                                
=============================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net TP150_c on CLKINT  PCI_CLK2_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net PCI_RST on CLKINT  PCI_RST_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net SYSCLK_IN on CLKINT  SYSCLK_IN_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net opb_rst on CLKINT  I_482  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net TP156_c on CLKINT  TP156_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net clk_data on CLKINT  I_483  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net rs485_mod.bit_count14 on CLKINT  I_484  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net opb_addr[2] on CLKINT  I_485  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net opb_addr[4] on CLKINT  I_486  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net TP152_c on CLKINT  I_487  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1582428660> | Promoting Net opb_addr[3] on CLKINT  I_488  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:27s; Memory used current: 225MB peak: 235MB)

Replicating Combinational Instance osc_count.un10_OPB_DO_0, fanout 85 segments 4
Replicating Combinational Instance brg4.un1_cntr_dutyA7_i_0_a2, fanout 26 segments 2
Replicating Combinational Instance brg4.cntr_dutyAlde_i_a2, fanout 29 segments 2
Replicating Combinational Instance rs485_mod.m6, fanout 32 segments 2
Replicating Combinational Instance brg2.sample_time_set_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg3.sample_time_set_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg5.sample_time_set_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk2.m91, fanout 32 segments 2
Replicating Combinational Instance add_dec.RS485_RE_0_a2_5_a2, fanout 34 segments 2
Replicating Combinational Instance pci_target.sp_dr_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un1_done9, fanout 32 segments 2
Replicating Combinational Instance osc_count.sp_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance brg4.CycleCount_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk1.m91, fanout 32 segments 2
Replicating Combinational Instance brg5.CycleCount_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg3.CycleCount_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk2.m101, fanout 32 segments 2
Replicating Combinational Instance brk1.m101, fanout 32 segments 2
Replicating Combinational Instance brg4.sample_time_set_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg1.CycleCount_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance ad2_mod.un1_control_7_i, fanout 25 segments 2
Replicating Combinational Instance pci_target.pci_cmd_0_sqmuxa, fanout 36 segments 2
Replicating Combinational Instance add_dec.ILIM_DAC_RE_0_a2_6_o2_0, fanout 80 segments 4
Replicating Combinational Instance brg1.un1_cntr_dutyC6, fanout 25 segments 2
Replicating Combinational Instance brg1.cntr_dutyClde, fanout 31 segments 2
Replicating Combinational Instance brg1.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg2.CycleCount_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyAlde_i_a2, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg3.un1_cntr_dutyA7_i_0_a2, fanout 28 segments 2
Replicating Combinational Instance brg3.cntr_dutyAlde_i_a2, fanout 32 segments 2
Replicating Combinational Instance brg3.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg3.un1_cntr_dutyB6, fanout 27 segments 2
Replicating Combinational Instance brg3.cntr_dutyBlde, fanout 26 segments 2
Replicating Combinational Instance brg4.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg1.sample_time_set_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance add_dec.FOPT_RE_0_a2_4_a2, fanout 28 segments 2
Replicating Combinational Instance mel_mod.m281, fanout 63 segments 3
Replicating Combinational Instance hotlink.in_ram_wr_pt_n_0_sqmuxa, fanout 35 segments 2
Replicating Combinational Instance hotlink.glitch_countlde, fanout 32 segments 2
Replicating Combinational Instance add_dec.DO_WE_0_a2_0_a2, fanout 28 segments 2
Replicating Combinational Instance add_dec.SP2_WE_0_a2_2_a2, fanout 32 segments 2
Replicating Combinational Instance add_dec.SP1_WE_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg1.polarity_1_sqmuxa_0_a2_0, fanout 42 segments 2
Replicating Combinational Instance brg5.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyAlde_i_a2, fanout 32 segments 2
Replicating Combinational Instance brg4.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg1.un1_cntr_dutyA7_i_0_a2, fanout 29 segments 2
Replicating Combinational Instance brg1.cntr_dutyAlde_i_a2, fanout 32 segments 2
Replicating Combinational Instance brk1.un1_cntr_dutyA7, fanout 33 segments 2
Replicating Combinational Instance brk2.un1_cntr_dutyA7, fanout 33 segments 2
Replicating Combinational Instance pci_target.un30_PCI_AD_0_a2, fanout 32 segments 2
Replicating Combinational Instance pci_target.G_87_0, fanout 32 segments 2
Replicating Sequential Instance ad1_mod.control[1], fanout 41 segments 2
Replicating Sequential Instance ad2_mod.control[1], fanout 41 segments 2
Replicating Combinational Instance rs485_mod.m166, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.m169, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m172, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m173, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m175, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m178, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m181, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m183, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m184, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m186, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m187, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m188, fanout 26 segments 2
Replicating Combinational Instance rs485_mod.m189, fanout 26 segments 2
Replicating Sequential Instance rs485_mod.control, fanout 37 segments 2
Replicating Combinational Instance brg2.cntr_dutyB6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg2.cntr_dutyA7_0.I_140, fanout 38 segments 2
Replicating Combinational Instance brg3.cntr_dutyC6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg4.cntr_dutyC6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg4.cntr_dutyB6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg5.cntr_dutyC6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg5.cntr_dutyB6_0.I_140, fanout 36 segments 2
Replicating Combinational Instance brg5.cntr_dutyA7_0.I_140, fanout 38 segments 2
Replicating Combinational Instance brk1.cntr_dutyAlde, fanout 32 segments 2
Replicating Combinational Instance brk2.cntr_dutyAlde, fanout 32 segments 2
Replicating Combinational Instance mel_mod.m1, fanout 79 segments 4
Replicating Sequential Instance mel_mod.cntr_rst, fanout 32 segments 2
Replicating Sequential Instance mel_mod.cntr_en, fanout 32 segments 2
Replicating Combinational Instance hotlink.un23_OPB_DO_1, fanout 101 segments 5
Replicating Combinational Instance hotlink.un115_OPB_DO, fanout 33 segments 2
Replicating Combinational Instance Clocks.m5_0, fanout 98 segments 5
Replicating Combinational Instance coll_mod.mod_rst, fanout 96 segments 4
Replicating Sequential Instance coll_mod.txr_enable, fanout 43 segments 2
Replicating Combinational Instance coll_mod.med_rst, fanout 47 segments 2
Replicating Combinational Instance coll_mod.un22_OPB_DO_0_a2, fanout 30 segments 2
Replicating Combinational Instance pci_target.un4_PCI_AD_0_a2_1, fanout 101 segments 5
Replicating Combinational Instance osc_count.un19_OPB_DO, fanout 32 segments 2
Replicating Combinational Instance add_dec.DI_RE_0_a2_2_a2, fanout 30 segments 2
Replicating Combinational Instance add_dec.DO_RE_0_a2_0_a2, fanout 28 segments 2
Replicating Combinational Instance add_dec.SP2_RE_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance add_dec.SP1_RE_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance pci_target.OPB_RE_0_a2, fanout 49 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[13], fanout 57 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[12], fanout 52 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[11], fanout 46 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[10], fanout 46 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[9], fanout 47 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[8], fanout 45 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[7], fanout 45 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[6], fanout 63 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[5], fanout 136 segments 6
Replicating Combinational Instance coll_mod.mod_rst_0, fanout 25 segments 2
Replicating Combinational Instance pci_target.pci_cmd_0_sqmuxa_0, fanout 34 segments 2
Replicating Combinational Instance rs485_mod.m11, fanout 26 segments 2
Replicating Combinational Instance coll_mod.mod_rst, fanout 25 segments 2

Added 0 Buffers
Added 137 Cells via replication
	Added 22 Sequential Cells via replication
	Added 115 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:28s; Memory used current: 227MB peak: 235MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 1502 clock pin(s) of sequential element(s)
13 gated/generated clock tree(s) driving 1860 clock pin(s) of sequential element(s)
0 instances converted, 1860 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element              Drive Element Type                Fanout     Sample Instance              
-------------------------------------------------------------------------------------------------------------------------
<a href="@|S:PCI_CLK2@|E:digital_out[0]@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       PCI_CLK2                     clock definition on port          1385       digital_out[0]               
<a href="@|S:coll_mod.sd_clk16x_inst@|E:coll_mod.txr_cnt[0]@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       coll_mod.sd_clk16x_inst      clock definition on hierarchy     99         coll_mod.txr_cnt[0]          
<a href="@|S:Clocks.stat_led2_clk_pre@|E:Clocks.stat_led2_clk.cntr[15]@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       Clocks.stat_led2_clk_pre     clock definition on hierarchy     17         Clocks.stat_led2_clk.cntr[15]
<a href="@|S:SYSCLK_IN@|E:SYSCLK@|F:@syn_sample_clock_path3==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       SYSCLK_IN                    clock definition on port          1          SYSCLK                       
=========================================================================================================================
================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                               Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:hotlink.rtclkdiv.clkout_RNIL9QN1@|E:hotlink.in_ram_wr_pt[7]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       hotlink.rtclkdiv.clkout_RNIL9QN1                 MX2                    82         hotlink.in_ram_wr_pt[7]                       Clock conversion disabled                                               
<a href="@|S:ilim_dac_mod.tx_clk_mod.clkout_RNIUOTQ2@|E:ilim_dac_mod.buffer[0]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       ilim_dac_mod.tx_clk_mod.clkout_RNIUOTQ2          MX2                    18         ilim_dac_mod.buffer[0]                        Clock conversion disabled                                               
<a href="@|S:SYSCLK@|E:hotlink.pcnt[2]@|F:@syn_sample_clock_path2==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       SYSCLK                                           DFN1                   1125       hotlink.pcnt[2]                               No generated or derived clock directive on output of sequential instance
<a href="@|S:ad1_mod.ram_wr_clk@|E:ad1_mod.data_in_ram.Ram4096x16_TPort_R0C1@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       ad1_mod.ram_wr_clk                               DFN0E0C1               16         ad1_mod.data_in_ram.Ram4096x16_TPort_R0C1     No gated clock conversion method for cell cell:PA3.RAM4K9               
<a href="@|S:ad2_mod.ram_wr_clk@|E:ad2_mod.data_in_ram.Ram4096x16_TPort_R0C1@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       ad2_mod.ram_wr_clk                               DFN0E0C1               16         ad2_mod.data_in_ram.Ram4096x16_TPort_R0C1     No gated clock conversion method for cell cell:PA3.RAM4K9               
<a href="@|S:coll_mod.med_mod.u1.clkdiv[3]@|E:coll_mod.med_mod.u1.no_bits_rcvd[0]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       coll_mod.med_mod.u1.clkdiv[3]                    DFN1C1                 13         coll_mod.med_mod.u1.no_bits_rcvd[0]           No generated or derived clock directive on output of sequential instance
<a href="@|S:coll_mod.med_mod.u2.clkdiv[3]@|E:coll_mod.med_mod.u2.tsr[0]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       coll_mod.med_mod.u2.clkdiv[3]                    DFN1C1                 12         coll_mod.med_mod.u2.tsr[0]                    No generated or derived clock directive on output of sequential instance
<a href="@|S:coll_mod.med_mod.u1.clk1x_enable@|E:coll_mod.med_mod.u1.data_ready@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       coll_mod.med_mod.u1.clk1x_enable                 DFN1E1C1               1          coll_mod.med_mod.u1.data_ready                No generated or derived clock directive on output of sequential instance
<a href="@|S:Clocks.pci_clk_div.clkout_netprop_RNIMJ3V1@|E:rs485_mod.amtx_in_d[31]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       Clocks.pci_clk_div.clkout_netprop_RNIMJ3V1       MX2                    393        rs485_mod.amtx_in_d[31]                       Multiple clocks on instance from nets TP156_c, clkout                   
<a href="@|S:Clocks.sclk.clkout_netprop_RNIS1SR5@|E:ad2_mod.sdout_buf[15]@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       Clocks.sclk.clkout_netprop_RNIS1SR5              MX2                    166        ad2_mod.sdout_buf[15]                         Multiple clocks on instance from nets TP156_c, clkout                   
<a href="@|S:Clocks.stat_led2_clk.clkout_netprop_RNIM0EP6@|E:ledcontrol.counter[3]@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       Clocks.stat_led2_clk.clkout_netprop_RNIM0EP6     MX2                    15         ledcontrol.counter[3]                         Multiple clocks on instance from nets clkout, pre10hz                   
<a href="@|S:Clocks.aqclkdiv.clkout_netprop_RNIE3R94@|E:ad2_mod.aq_toggle@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       Clocks.aqclkdiv.clkout_netprop_RNIE3R94          MX2                    2          ad2_mod.aq_toggle                             Multiple clocks on instance from nets TP156_c, clkout                   
<a href="@|S:Clocks.pci_16KHz_div.clkout_netprop_RNI2J812@|E:osc_count.cntr_trig@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       Clocks.pci_16KHz_div.clkout_netprop_RNI2J812     MX2                    1          osc_count.cntr_trig                           Multiple clocks on instance from nets TP150_c, clkout                   
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:30s; Memory used current: 197MB peak: 235MB)

Writing Analyst data base D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\synwork\top_100015532TFW_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:32s; Memory used current: 213MB peak: 235MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:34s; Memory used current: 218MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:34s; Memory used current: 213MB peak: 235MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock PCI_CLK2 with period 31.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock SYSCLK_IN with period 12.50ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock top_100015532TFW|TP156_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:TP156"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock me|clkdiv_inferred_clock[3] with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u2.clkdiv[3]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock md|clk1x_enable_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u1.clk1x_enable"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock md|clkdiv_inferred_clock[3] with period 25.00ns. Please declare a user-defined clock on object "n:coll_mod.med_mod.u1.clkdiv[3]"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock SD_CLK16x with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock sclk with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock pci_16kHz with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock pci_clk_div with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock aqclk with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock stat_led2_clk with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582428660> | Found clock stat_led2_clk_pre with period 1000.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock ADC_AD7663AS_0|ram_wr_clk_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:ad2_mod.ram_wr_clk"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582428660> | Found inferred clock ADC_AD7663AS_1|ram_wr_clk_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:ad1_mod.ram_wr_clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Feb 23 11:30:59 2020
#


Top view:               top_100015532TFW
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    D:\git\ATE-FW-100015532\100015532TFW.Actel\constraint\top_100015532TFW_synth.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1582428660> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 


<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.809

                                             Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------
ADC_AD7663AS_0|ram_wr_clk_inferred_clock     40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_4
ADC_AD7663AS_1|ram_wr_clk_inferred_clock     40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_5
PCI_CLK2                                     32.0 MHz      39.3 MHz      31.250        25.445        2.902       declared     default_clkgroup_2 
SD_CLK16x                                    160.0 MHz     110.4 MHz     6.250         9.059         -2.809      declared     default_clkgroup_3 
SYSCLK_IN                                    80.0 MHz      537.7 MHz     12.500        1.860         10.640      declared     default_clkgroup_0 
aqclk                                        1.0 MHz       537.7 MHz     1000.000      1.860         998.140     declared     default_clkgroup_5 
md|clk1x_enable_inferred_clock               40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_3
md|clkdiv_inferred_clock[3]                  40.0 MHz      311.8 MHz     25.000        3.207         21.793      inferred     Inferred_clkgroup_2
me|clkdiv_inferred_clock[3]                  40.0 MHz      166.5 MHz     25.000        6.006         18.994      inferred     Inferred_clkgroup_1
pci_16kHz                                    1.0 MHz       77.1 MHz      1000.000      12.964        987.036     declared     default_clkgroup_4 
pci_clk_div                                  1.0 MHz       87.4 MHz      1000.000      11.443        494.279     declared     default_clkgroup_7 
sclk                                         20.0 MHz      58.2 MHz      50.000        17.180        16.410      declared     default_clkgroup_6 
stat_led2_clk                                1.0 MHz       104.1 MHz     1000.000      9.607         495.197     declared     default_clkgroup_8 
stat_led2_clk_pre                            1.0 MHz       104.1 MHz     1000.000      9.607         495.197     declared     default_clkgroup_9 
top_100015532TFW|TP156_inferred_clock        40.0 MHz      43.9 MHz      25.000        22.801        1.820       inferred     Inferred_clkgroup_0
System                                       40.0 MHz      39.4 MHz      25.000        25.353        -0.353      system       system_clkgroup    
=================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1582428660> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="d:\git\ate-fw-100015532\100015532tfw.actel\constraint\top_100015532tfw_synth.sdc:14:0:14:1:@W:MT548:@XP_MSG">top_100015532tfw_synth.sdc(14)</a><!@TM:1582428660> | Source for clock SYSCLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.</font>





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                           |    rise  to  rise      |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                    |  constraint  slack     |  constraint  slack    |  constraint  slack    |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                    |  25.000      -0.353    |  No paths    -        |  No paths    -        |  No paths    -      
System                                 PCI_CLK2                                  |  31.250      17.615    |  No paths    -        |  31.250      18.308   |  No paths    -      
System                                 SD_CLK16x                                 |  6.250       4.770     |  No paths    -        |  No paths    -        |  No paths    -      
System                                 sclk                                      |  No paths    -         |  No paths    -        |  50.000      43.867   |  No paths    -      
System                                 pci_clk_div                               |  1000.000    998.520   |  No paths    -        |  No paths    -        |  No paths    -      
System                                 top_100015532TFW|TP156_inferred_clock     |  25.000      18.325    |  No paths    -        |  25.000      18.380   |  No paths    -      
SYSCLK_IN                              System                                    |  12.500      4.460     |  No paths    -        |  No paths    -        |  No paths    -      
SYSCLK_IN                              SYSCLK_IN                                 |  12.500      10.640    |  No paths    -        |  No paths    -        |  No paths    -      
PCI_CLK2                               System                                    |  31.250      15.673    |  No paths    -        |  No paths    -        |  31.250      4.201  
PCI_CLK2                               PCI_CLK2                                  |  31.250      21.912    |  31.250      16.539   |  No paths    -        |  15.625      2.902  
PCI_CLK2                               SD_CLK16x                                 |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
PCI_CLK2                               pci_16kHz                                 |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
PCI_CLK2                               sclk                                      |  No paths    -         |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                               pci_clk_div                               |  No paths    -         |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                               stat_led2_clk_pre                         |  Diff grp    -         |  No paths    -        |  No paths    -        |  No paths    -      
PCI_CLK2                               top_100015532TFW|TP156_inferred_clock     |  Diff grp    -         |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                               ADC_AD7663AS_0|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                               ADC_AD7663AS_1|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
SD_CLK16x                              System                                    |  6.250       0.997     |  No paths    -        |  No paths    -        |  6.250       -2.324 
SD_CLK16x                              PCI_CLK2                                  |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
SD_CLK16x                              SD_CLK16x                                 |  6.250       1.415     |  6.250       -2.809   |  3.125       -1.319   |  3.125       -0.339 
SD_CLK16x                              me|clkdiv_inferred_clock[3]               |  Diff grp    -         |  No paths    -        |  No paths    -        |  No paths    -      
SD_CLK16x                              md|clkdiv_inferred_clock[3]               |  Diff grp    -         |  No paths    -        |  No paths    -        |  No paths    -      
SD_CLK16x                              md|clk1x_enable_inferred_clock            |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
pci_16kHz                              System                                    |  No paths    -         |  No paths    -        |  No paths    -        |  1000.000    987.036
pci_16kHz                              PCI_CLK2                                  |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
pci_16kHz                              top_100015532TFW|TP156_inferred_clock     |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
aqclk                                  System                                    |  1000.000    1000.000  |  No paths    -        |  No paths    -        |  No paths    -      
aqclk                                  aqclk                                     |  1000.000    998.140   |  No paths    -        |  No paths    -        |  No paths    -      
aqclk                                  sclk                                      |  No paths    -         |  No paths    -        |  Diff grp    -        |  No paths    -      
aqclk                                  top_100015532TFW|TP156_inferred_clock     |  Diff grp    -         |  No paths    -        |  Diff grp    -        |  No paths    -      
sclk                                   System                                    |  50.000      50.000    |  No paths    -        |  No paths    -        |  50.000      35.739 
sclk                                   PCI_CLK2                                  |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
sclk                                   sclk                                      |  No paths    -         |  50.000      39.812   |  25.000      16.410   |  25.000      22.173 
sclk                                   top_100015532TFW|TP156_inferred_clock     |  No paths    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
sclk                                   ADC_AD7663AS_0|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
sclk                                   ADC_AD7663AS_1|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
pci_clk_div                            System                                    |  1000.000    989.954   |  No paths    -        |  No paths    -        |  1000.000    996.621
pci_clk_div                            pci_clk_div                               |  1000.000    993.409   |  1000.000    998.102  |  500.000     494.279  |  500.000     496.149
pci_clk_div                            top_100015532TFW|TP156_inferred_clock     |  Diff grp    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
stat_led2_clk                          System                                    |  1000.000    995.708   |  No paths    -        |  No paths    -        |  No paths    -      
stat_led2_clk                          stat_led2_clk                             |  1000.000    997.210   |  1000.000    996.074  |  500.000     495.197  |  500.000     497.265
stat_led2_clk                          stat_led2_clk_pre                         |  Diff grp    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
stat_led2_clk_pre                      System                                    |  1000.000    993.955   |  No paths    -        |  No paths    -        |  No paths    -      
stat_led2_clk_pre                      stat_led2_clk                             |  Diff grp    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
stat_led2_clk_pre                      stat_led2_clk_pre                         |  1000.000    990.662   |  1000.000    996.074  |  500.000     495.197  |  500.000     497.265
top_100015532TFW|TP156_inferred_clock  System                                    |  25.000      11.376    |  No paths    -        |  No paths    -        |  25.000      10.739 
top_100015532TFW|TP156_inferred_clock  PCI_CLK2                                  |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
top_100015532TFW|TP156_inferred_clock  aqclk                                     |  Diff grp    -         |  No paths    -        |  No paths    -        |  No paths    -      
top_100015532TFW|TP156_inferred_clock  sclk                                      |  No paths    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
top_100015532TFW|TP156_inferred_clock  pci_clk_div                               |  Diff grp    -         |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
top_100015532TFW|TP156_inferred_clock  top_100015532TFW|TP156_inferred_clock     |  25.000      6.198     |  25.000      2.199    |  12.500      1.820    |  12.500      3.195  
top_100015532TFW|TP156_inferred_clock  ADC_AD7663AS_0|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
top_100015532TFW|TP156_inferred_clock  ADC_AD7663AS_1|ram_wr_clk_inferred_clock  |  No paths    -         |  No paths    -        |  No paths    -        |  Diff grp    -      
me|clkdiv_inferred_clock[3]            System                                    |  25.000      20.899    |  No paths    -        |  No paths    -        |  No paths    -      
me|clkdiv_inferred_clock[3]            SD_CLK16x                                 |  Diff grp    -         |  No paths    -        |  No paths    -        |  No paths    -      
me|clkdiv_inferred_clock[3]            me|clkdiv_inferred_clock[3]               |  25.000      18.994    |  No paths    -        |  No paths    -        |  No paths    -      
md|clkdiv_inferred_clock[3]            SD_CLK16x                                 |  Diff grp    -         |  No paths    -        |  Diff grp    -        |  No paths    -      
md|clkdiv_inferred_clock[3]            md|clkdiv_inferred_clock[3]               |  25.000      21.793    |  No paths    -        |  No paths    -        |  No paths    -      
md|clk1x_enable_inferred_clock         SD_CLK16x                                 |  No paths    -         |  Diff grp    -        |  No paths    -        |  No paths    -      
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************



<a name=inputPorts13></a>Input Ports: </a>

Port                  Starting            User           Arrival     Required           
Name                  Reference           Constraint     Time        Time         Slack 
                      Clock                                                             
----------------------------------------------------------------------------------------
ACC_HW_RESETb         System (rising)     NA             0.000       29.770       29.770
ACC_HW_STATUSb        System (rising)     NA             0.000       29.770       29.770
ACC_TG_COLL           System (rising)     NA             0.000       29.770       29.770
AD_BUSY1              System (rising)     NA             0.000       19.047       19.047
AD_BUSY2              System (rising)     NA             0.000       18.867       18.867
AD_SDOUT1             System (rising)     NA             0.000       22.765       22.765
AD_SDOUT2             System (rising)     NA             0.000       22.765       22.765
AMTX_IN               System (rising)     NA             0.000       23.520       23.520
BMPLS                 System (rising)     NA             0.000       23.520       23.520
CAN_AD[0]             System (rising)     NA             0.000       17.972       17.972
CAN_AD[1]             System (rising)     NA             0.000       13.768       13.768
CAN_AD[2]             System (rising)     NA             0.000       12.735       12.735
CAN_AD[3]             System (rising)     NA             0.000       13.400       13.400
CAN_AD[4]             System (rising)     NA             0.000       16.120       16.120
CAN_AD[5]             System (rising)     NA             0.000       14.852       14.852
CAN_AD[6]             System (rising)     NA             0.000       15.080       15.080
CAN_AD[7]             System (rising)     NA             0.000       16.176       16.176
CAN_INT1              System (rising)     NA             0.000       29.641       29.641
CAN_INT2              System (rising)     NA             0.000       29.641       29.641
CAN_RX                System (rising)     NA             0.000       21.527       21.527
CAN_TX                System (rising)     NA             0.000       21.527       21.527
CNTL_FPGA3            System (rising)     NA             0.000       29.770       29.770
CNTL_FPGA4            System (rising)     NA             0.000       29.770       29.770
CNTL_FPGA5            System (rising)     NA             0.000       29.770       29.770
COLLISION_IN          System (rising)     NA             0.000       4.770        4.770 
COLL_DETECT           System (rising)     NA             0.000       29.770       29.770
COLL_DETECTb          System (rising)     NA             0.000       29.770       29.770
COLL_SP1_IN           System (rising)     NA             0.000       23.520       23.520
COLL_SP2_IN           System (rising)     NA             0.000       23.520       23.520
CPLD_VERSION[0]       System (rising)     NA             0.000       14.577       14.577
CPLD_VERSION[1]       System (rising)     NA             0.000       16.827       16.827
CPLD_VERSION[2]       System (rising)     NA             0.000       16.827       16.827
CPLD_VERSION[3]       System (rising)     NA             0.000       15.999       15.999
CPLD_VERSION[4]       System (rising)     NA             0.000       16.386       16.386
CPLD_VERSION[5]       System (rising)     NA             0.000       15.972       15.972
CPLD_VERSION[6]       System (rising)     NA             0.000       16.330       16.330
CPLD_VERSION[7]       System (rising)     NA             0.000       16.931       16.931
EATX_IN               System (rising)     NA             0.000       23.520       23.520
FPGA2CPLD_CLK         System (rising)     NA             0.000       16.583       16.583
HW_REV[0]             System (rising)     NA             0.000       29.770       29.770
HW_REV[1]             System (rising)     NA             0.000       29.770       29.770
HW_REV[2]             System (rising)     NA             0.000       29.770       29.770
IMTX_IN               System (rising)     NA             0.000       23.520       23.520
KVBENLP_STATE         System (rising)     NA             0.000       29.770       29.770
LFI1b                 System (rising)     NA             0.000       19.598       19.598
LFI2b                 System (rising)     NA             0.000       19.611       19.611
MEL_BUS[1]            System (rising)     NA             0.000       14.774       14.774
MEL_BUS[2]            System (rising)     NA             0.000       17.025       17.025
MEL_BUS[3]            System (rising)     NA             0.000       17.025       17.025
MEL_BUS[4]            System (rising)     NA             0.000       16.052       16.052
MEL_ENABLE            System (rising)     NA             0.000       15.053       15.053
MEL_ERROR             System (rising)     NA             0.000       15.216       15.216
MEL_INT               System (rising)     NA             0.000       14.534       14.534
MEL_XTRA[1]           System (rising)     NA             0.000       13.407       13.407
MEL_XTRA[2]           System (rising)     NA             0.000       15.658       15.658
MEL_XTRA[3]           System (rising)     NA             0.000       15.658       15.658
P24V_PGOODb           System (rising)     NA             0.000       29.770       29.770
P28V_PGOOD_JAWb       System (rising)     NA             0.000       29.770       29.770
P28V_PGOOD_ROTb       System (rising)     NA             0.000       29.770       29.770
PCAN_RX               NA                  NA             NA          NA           NA    
PCAN_TX               NA                  NA             NA          NA           NA    
PCI_AD[0]             System (rising)     NA             0.000       26.287       26.287
PCI_AD[1]             System (rising)     NA             0.000       26.675       26.675
PCI_AD[2]             System (rising)     NA             0.000       26.751       26.751
PCI_AD[3]             System (rising)     NA             0.000       26.751       26.751
PCI_AD[4]             System (rising)     NA             0.000       26.780       26.780
PCI_AD[5]             System (rising)     NA             0.000       26.733       26.733
PCI_AD[6]             System (rising)     NA             0.000       26.760       26.760
PCI_AD[7]             System (rising)     NA             0.000       26.771       26.771
PCI_AD[8]             System (rising)     NA             0.000       27.462       27.462
PCI_AD[9]             System (rising)     NA             0.000       27.490       27.490
PCI_AD[10]            System (rising)     NA             0.000       27.490       27.490
PCI_AD[11]            System (rising)     NA             0.000       27.490       27.490
PCI_AD[12]            System (rising)     NA             0.000       27.512       27.512
PCI_AD[13]            System (rising)     NA             0.000       27.512       27.512
PCI_AD[14]            System (rising)     NA             0.000       27.553       27.553
PCI_AD[15]            System (rising)     NA             0.000       27.553       27.553
PCI_AD[16]            System (rising)     NA             0.000       28.061       28.061
PCI_AD[17]            System (rising)     NA             0.000       28.061       28.061
PCI_AD[18]            System (rising)     NA             0.000       28.061       28.061
PCI_AD[19]            System (rising)     NA             0.000       28.082       28.082
PCI_AD[20]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[21]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[22]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[23]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[24]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[25]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[26]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[27]            System (rising)     NA             0.000       28.102       28.102
PCI_AD[28]            System (rising)     NA             0.000       28.123       28.123
PCI_AD[29]            System (rising)     NA             0.000       28.123       28.123
PCI_AD[30]            System (rising)     NA             0.000       28.123       28.123
PCI_AD[31]            System (rising)     NA             0.000       28.123       28.123
PCI_CBE[0]            System (rising)     NA             0.000       29.641       29.641
PCI_CBE[1]            System (rising)     NA             0.000       29.641       29.641
PCI_CBE[2]            System (rising)     NA             0.000       29.641       29.641
PCI_CBE[3]            System (rising)     NA             0.000       29.641       29.641
PCI_CLK2              System (rising)     NA             0.000       18.325       18.325
PCI_DEVSEL            System (rising)     NA             0.000       1.041        1.041 
PCI_FRAME             System (rising)     NA             0.000       0.476        0.476 
PCI_GNT0              System (rising)     NA             0.000       14.181       14.181
PCI_GPERR             System (rising)     NA             0.000       19.416       19.416
PCI_INTB              System (rising)     NA             0.000       19.416       19.416
PCI_IRDY              System (rising)     NA             0.000       19.416       19.416
PCI_PAR               System (rising)     NA             0.000       19.416       19.416
PCI_REQ0              System (rising)     NA             0.000       20.335       20.335
PCI_RST               System (rising)     NA             0.000       -0.353       -0.353
PCI_SERR              System (rising)     NA             0.000       19.416       19.416
PCI_STOP              System (rising)     NA             0.000       20.335       20.335
PCI_TRDY              System (rising)     NA             0.000       19.416       19.416
PD_FAULTb[1]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[2]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[3]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[4]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[5]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[6]          System (rising)     NA             0.000       22.916       22.916
PD_FAULTb[7]          System (rising)     NA             0.000       22.916       22.916
PD_OVER_CURR[1]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[2]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[3]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[4]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[5]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[6]       System (rising)     NA             0.000       22.705       22.705
PD_OVER_CURR[7]       System (rising)     NA             0.000       22.705       22.705
PD_SHUNT_SENSE        System (rising)     NA             0.000       29.770       29.770
PD_UVFLT              System (rising)     NA             0.000       29.770       29.770
PEND_ACTIVE           System (rising)     NA             0.000       29.770       29.770
PEND_MOT_EN_CPLDb     System (rising)     NA             0.000       29.770       29.770
PEND_PWR_OKb          System (rising)     NA             0.000       29.770       29.770
P_OVLb                System (rising)     NA             0.000       29.770       29.770
P_SWb[0]              System (rising)     NA             0.000       29.770       29.770
P_SWb[1]              System (rising)     NA             0.000       29.770       29.770
P_SWb[2]              System (rising)     NA             0.000       29.770       29.770
P_SWb[3]              System (rising)     NA             0.000       29.770       29.770
P_SWb[4]              System (rising)     NA             0.000       29.770       29.770
P_SWb[5]              System (rising)     NA             0.000       29.770       29.770
P_SWb[6]              System (rising)     NA             0.000       29.770       29.770
P_SWb[7]              System (rising)     NA             0.000       29.770       29.770
P_SWb[8]              System (rising)     NA             0.000       29.770       29.770
P_SWb[9]              System (rising)     NA             0.000       29.770       29.770
P_SWb[10]             System (rising)     NA             0.000       29.770       29.770
P_SWb[11]             System (rising)     NA             0.000       29.770       29.770
RESET_N               System (rising)     NA             0.000       21.479       21.479
RXCMD[0]              System (rising)     NA             0.000       19.803       19.803
RXCMD[1]              System (rising)     NA             0.000       18.853       18.853
RXCMD[2]              System (rising)     NA             0.000       19.094       19.094
RXCMD[3]              System (rising)     NA             0.000       18.884       18.884
RXDATA[0]             System (rising)     NA             0.000       19.816       19.816
RXDATA[1]             System (rising)     NA             0.000       23.114       23.114
RXDATA[2]             System (rising)     NA             0.000       23.114       23.114
RXDATA[3]             System (rising)     NA             0.000       23.114       23.114
RXDATA[4]             System (rising)     NA             0.000       23.153       23.153
RXDATA[5]             System (rising)     NA             0.000       23.153       23.153
RXDATA[6]             System (rising)     NA             0.000       23.153       23.153
RXDATA[7]             System (rising)     NA             0.000       23.153       23.153
RXEMPTYb              System (rising)     NA             0.000       18.717       18.717
RXSC                  System (rising)     NA             0.000       18.582       18.582
SPENLP_STATE          System (rising)     NA             0.000       29.770       29.770
SYNC                  System (rising)     NA             0.000       23.520       23.520
SYSCLK_IN             NA                  NA             NA          NA           NA    
Sp485_1_R             System (rising)     NA             0.000       23.520       23.520
Sp485_2_R             System (rising)     NA             0.000       23.520       23.520
TCTX_IN               System (rising)     NA             0.000       23.520       23.520
TST_SPI_MISO          System (rising)     NA             0.000       23.520       23.520
TXEMPTYb              System (rising)     NA             0.000       23.391       23.391
VLTN                  System (rising)     NA             0.000       23.779       23.779
========================================================================================


<a name=outputPorts14></a>Output Ports: </a>

Port                 Starting                                            User           Arrival     Required            
Name                 Reference                                           Constraint     Time        Time         Slack  
                     Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------
ACC_LEDGRN           PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
ACC_LEDRED           PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
ACC_LED_PWR_EN       PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
ACC_RST_LMP_CNTL     PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD1_CNVSTb           top_100015532TFW|TP156_inferred_clock (falling)     NA             3.330       25.000       21.669 
AD1_SCLK             NA                                                  NA             NA          NA           NA     
AD2_CNVSTb           top_100015532TFW|TP156_inferred_clock (falling)     NA             3.330       25.000       21.669 
AD2_SCLK             NA                                                  NA             NA          NA           NA     
AD_SEL[0]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[1]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[2]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[3]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[4]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[5]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
AD_SEL[6]            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
CAN_AD[0]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[1]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[2]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[3]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[4]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[5]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[6]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_AD[7]            System (rising)                                     NA             13.160      25.000       11.840 
CAN_ALE              PCI_CLK2 (falling)                                  NA             4.872       31.250       26.378 
CAN_BUF_DIR1         PCI_CLK2 (falling)                                  NA             4.921       31.250       26.329 
CAN_CCLK             NA                                                  NA             NA          NA           NA     
CAN_CS1              System (rising)                                     NA             12.312      25.000       12.688 
CAN_CS2              System (rising)                                     NA             12.312      25.000       12.688 
CAN_RD               System (rising)                                     NA             11.497      25.000       13.503 
CAN_RST              PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
CAN_WR               System (rising)                                     NA             11.627      25.000       13.373 
CE1b                 top_100015532TFW|TP156_inferred_clock (falling)     NA             3.999       25.000       21.001 
CE2b                 top_100015532TFW|TP156_inferred_clock (falling)     NA             4.026       25.000       20.974 
CNTL_FPGA0           PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
CNTL_FPGA1           PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
CNTL_FPGA2           PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
COLLISION_OUT        SD_CLK16x (rising)                                  NA             5.253       6.250        0.997  
COLLISION_PWR_EN     PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
COLL_CLK_OUT         top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
COLL_CS_OUTb         top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
EN_12Vb              PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
FPGA_DONE            System (rising)                                     NA             3.521       25.000       21.479 
HEARTBEAT            NA                                                  NA             NA          NA           NA     
ILIM_DAC_CLK         NA                                                  NA             NA          NA           NA     
ILIM_DAC_CS          top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
ILIM_DAC_SDI         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.599       25.000       21.401 
KVBENLP_CNTL         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
LP_MUX_EN            PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
LP_MUX_S[0]          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
LP_MUX_S[1]          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
LP_MUX_S[2]          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
MEL_ACK              top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
MEL_ERROR_RESET      top_100015532TFW|TP156_inferred_clock (falling)     NA             3.330       25.000       21.669 
PCI_AD[0]            SD_CLK16x (falling)                                 NA             6.826       6.250        -0.576 
PCI_AD[1]            SD_CLK16x (falling)                                 NA             7.956       6.250        -1.706 
PCI_AD[2]            SD_CLK16x (falling)                                 NA             8.400       6.250        -2.150 
PCI_AD[3]            SD_CLK16x (falling)                                 NA             7.968       6.250        -1.718 
PCI_AD[4]            SD_CLK16x (falling)                                 NA             8.233       6.250        -1.983 
PCI_AD[5]            SD_CLK16x (falling)                                 NA             8.525       6.250        -2.275 
PCI_AD[6]            SD_CLK16x (falling)                                 NA             8.216       6.250        -1.966 
PCI_AD[7]            SD_CLK16x (falling)                                 NA             8.574       6.250        -2.324 
PCI_AD[8]            System (rising)                                     NA             23.877      25.000       1.123  
PCI_AD[9]            System (rising)                                     NA             23.364      25.000       1.636  
PCI_AD[10]           System (rising)                                     NA             25.177      25.000       -0.177 
PCI_AD[11]           System (rising)                                     NA             24.427      25.000       0.573  
PCI_AD[12]           System (rising)                                     NA             24.398      25.000       0.602  
PCI_AD[13]           System (rising)                                     NA             24.427      25.000       0.573  
PCI_AD[14]           System (rising)                                     NA             24.627      25.000       0.373  
PCI_AD[15]           System (rising)                                     NA             25.206      25.000       -0.206 
PCI_AD[16]           System (rising)                                     NA             25.353      25.000       -0.353 
PCI_AD[17]           System (rising)                                     NA             25.343      25.000       -0.343 
PCI_AD[18]           System (rising)                                     NA             25.343      25.000       -0.343 
PCI_AD[19]           System (rising)                                     NA             25.343      25.000       -0.343 
PCI_AD[20]           SD_CLK16x (falling)                                 NA             7.137       6.250        -0.887 
PCI_AD[21]           SD_CLK16x (falling)                                 NA             7.542       6.250        -1.292 
PCI_AD[22]           SD_CLK16x (falling)                                 NA             7.925       6.250        -1.675 
PCI_AD[23]           SD_CLK16x (falling)                                 NA             8.540       6.250        -2.290 
PCI_AD[24]           SD_CLK16x (falling)                                 NA             8.540       6.250        -2.290 
PCI_AD[25]           SD_CLK16x (falling)                                 NA             7.942       6.250        -1.692 
PCI_AD[26]           SD_CLK16x (falling)                                 NA             7.220       6.250        -0.970 
PCI_AD[27]           SD_CLK16x (falling)                                 NA             7.807       6.250        -1.557 
PCI_AD[28]           SD_CLK16x (falling)                                 NA             7.807       6.250        -1.557 
PCI_AD[29]           SD_CLK16x (falling)                                 NA             7.934       6.250        -1.684 
PCI_AD[30]           SD_CLK16x (falling)                                 NA             7.193       6.250        -0.943 
PCI_AD[31]           System (rising)                                     NA             25.353      25.000       -0.353 
PCI_GNT0             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_GPERR            PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_INTB             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_IRDY             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_PAR              PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_REQ0             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_SERR             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_STOP             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PCI_TRDY             PCI_CLK2 (falling)                                  NA             3.330       31.250       27.919 
PD_CUR_SL[1]         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
PD_CUR_SL[2]         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
PD_CUR_SL[3]         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
PD_CUR_SL[4]         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
PD_CUR_SL[5]         top_100015532TFW|TP156_inferred_clock (rising)      NA             3.393       25.000       21.607 
PD_DRV_EN_FPGA_R     PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_DRV_EN_JAW        PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[1]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[2]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[3]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[4]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[5]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[6]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_ENABLE[7]         PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_EN_PWR_JAW        PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_EN_PWR_ROT        PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
PD_PWM1[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM1[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM1[3]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM2[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM2[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM2[3]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM3[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM3[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM3[3]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM4[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM4[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM4[3]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM5[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM5[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM5[3]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM6[1]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PD_PWM6[2]           top_100015532TFW|TP156_inferred_clock (rising)      NA             3.938       25.000       21.062 
PEND_PWR_EN          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
REFCLK               top_100015532TFW|TP156_inferred_clock (falling)     NA             5.482       25.000       19.517 
RES_PWM[1]           NA                                                  NA             NA          NA           NA     
RES_PWM[2]           NA                                                  NA             NA          NA           NA     
RES_PWM[3]           NA                                                  NA             NA          NA           NA     
RES_PWM[4]           NA                                                  NA             NA          NA           NA     
RES_PWM[5]           NA                                                  NA             NA          NA           NA     
RES_PWM[6]           NA                                                  NA             NA          NA           NA     
RES_PWM[7]           NA                                                  NA             NA          NA           NA     
RES_PWM[8]           NA                                                  NA             NA          NA           NA     
RES_PWM[9]           NA                                                  NA             NA          NA           NA     
RES_PWM[10]          NA                                                  NA             NA          NA           NA     
RES_PWM[11]          NA                                                  NA             NA          NA           NA     
RES_PWM[12]          NA                                                  NA             NA          NA           NA     
RES_PWM[13]          NA                                                  NA             NA          NA           NA     
RES_PWM[14]          NA                                                  NA             NA          NA           NA     
RES_PWM[15]          NA                                                  NA             NA          NA           NA     
RES_PWM[16]          NA                                                  NA             NA          NA           NA     
RES_PWM[17]          NA                                                  NA             NA          NA           NA     
RES_PWM[18]          NA                                                  NA             NA          NA           NA     
RES_PWM[19]          NA                                                  NA             NA          NA           NA     
RES_PWM[20]          NA                                                  NA             NA          NA           NA     
RTCLK                NA                                                  NA             NA          NA           NA     
RXENb                top_100015532TFW|TP156_inferred_clock (falling)     NA             3.795       25.000       21.205 
RXRSTb               top_100015532TFW|TP156_inferred_clock (falling)     NA             3.330       25.000       21.669 
RX_LED1              NA                                                  NA             NA          NA           NA     
RX_LED2              NA                                                  NA             NA          NA           NA     
SP485_1_DIR          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
SP485_2_DIR          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
SPENLP_CNTL          PCI_CLK2 (falling)                                  NA             3.379       31.250       27.871 
SP_LED[0]            stat_led2_clk (rising)                              NA             4.292       1000.000     995.708
SP_LED[1]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[2]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[3]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[4]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[5]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[6]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
SP_LED[7]            stat_led2_clk (rising)                              NA             3.755       1000.000     996.245
STAT_LED1            stat_led2_clk (rising)                              NA             3.441       1000.000     996.559
STAT_LED2            stat_led2_clk (rising)                              NA             3.441       1000.000     996.559
STAT_LED3            stat_led2_clk (rising)                              NA             3.441       1000.000     996.559
Sp485_1_D            top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
Sp485_2_D            top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
TP133                System (rising)                                     NA             4.296       25.000       20.704 
TP134                System (rising)                                     NA             4.189       25.000       20.811 
TP135                System (rising)                                     NA             4.457       25.000       20.543 
TP143                top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
TP145                top_100015532TFW|TP156_inferred_clock (falling)     NA             5.482       25.000       19.517 
TP146                NA                                                  NA             NA          NA           NA     
TP147                System (rising)                                     NA             3.473       25.000       21.527 
TP148                System (rising)                                     NA             3.473       25.000       21.527 
TP149                NA                                                  NA             NA          NA           NA     
TP150                NA                                                  NA             NA          NA           NA     
TP151                NA                                                  NA             NA          NA           NA     
TP152                NA                                                  NA             NA          NA           NA     
TP156                NA                                                  NA             NA          NA           NA     
TST_SPI_CLK          top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
TST_SPI_CS           top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
TST_SPI_MOSI         top_100015532TFW|TP156_inferred_clock (falling)     NA             3.379       25.000       21.621 
TXCMD[0]             top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXCMD[1]             top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXCMD[2]             top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXCMD[3]             top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXDATA[0]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXDATA[1]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXDATA[2]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXDATA[3]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.266       25.000       19.734 
TXDATA[4]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.218       25.000       19.782 
TXDATA[5]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.218       25.000       19.782 
TXDATA[6]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.218       25.000       19.782 
TXDATA[7]            top_100015532TFW|TP156_inferred_clock (falling)     NA             5.218       25.000       19.782 
TXENb                top_100015532TFW|TP156_inferred_clock (falling)     NA             3.795       25.000       21.205 
TXRSTb               top_100015532TFW|TP156_inferred_clock (falling)     NA             3.330       25.000       21.669 
TXSC                 top_100015532TFW|TP156_inferred_clock (falling)     NA             5.218       25.000       19.782 
TX_LED1              NA                                                  NA             NA          NA           NA     
TX_LED2              NA                                                  NA             NA          NA           NA     
========================================================================================================================



====================================
<a name=clockReport15></a>Detailed Report for Clock: PCI_CLK2</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                            Arrival          
Instance                    Reference     Type         Pin     Net              Time        Slack
                            Clock                                                                
-------------------------------------------------------------------------------------------------
pci_target.OPB_ADDR[10]     PCI_CLK2      DFN0E1C0     Q       opb_addr[10]     0.488       2.902
pci_target.OPB_ADDR[11]     PCI_CLK2      DFN0E1C0     Q       opb_addr[11]     0.488       3.006
pci_target.OPB_ADDR[8]      PCI_CLK2      DFN0E1C0     Q       opb_addr[8]      0.488       3.457
pci_target.OPB_ADDR[23]     PCI_CLK2      DFN0E1C0     Q       opb_addr[23]     0.393       3.537
pci_target.OPB_ADDR[7]      PCI_CLK2      DFN0E1C0     Q       opb_addr[7]      0.488       3.560
pci_target.OPB_ADDR[20]     PCI_CLK2      DFN0E1C0     Q       opb_addr[20]     0.393       3.569
pci_target.pci_cmd[0]       PCI_CLK2      DFN0E1P0     Q       pci_cmd[0]       0.393       3.598
pci_target.pci_cmd[2]       PCI_CLK2      DFN0E1P0     Q       pci_cmd[2]       0.488       3.604
pci_target.OPB_ADDR[15]     PCI_CLK2      DFN0E1C0     Q       opb_addr[15]     0.393       3.693
pci_target.pci_cmd[3]       PCI_CLK2      DFN0E1P0     Q       pci_cmd[3]       0.488       3.750
=================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                   Required          
Instance                 Reference     Type         Pin     Net                     Time         Slack
                         Clock                                                                        
------------------------------------------------------------------------------------------------------
can_control.state1       PCI_CLK2      DFN1C1       D       state017                15.223       2.902
Clocks.Clk10HzDiv[0]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[1]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[2]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[3]     PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[4]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[5]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[6]     PCI_CLK2      DFN1E1C1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[7]     PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
Clocks.Clk10HzDiv[8]     PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa     15.171       3.537
======================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:141110:144170:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.223

    - Propagation time:                      12.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.902

    Number of logic level(s):                9
    Starting point:                          pci_target.OPB_ADDR[10] / Q
    Ending point:                            can_control.state1 / D
    The start point is clocked by            PCI_CLK2 [falling] on pin CLK
    The end   point is clocked by            PCI_CLK2 [rising] on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
pci_target.OPB_ADDR[10]               DFN0E1C0     Q        Out     0.488     0.488       -         
opb_addr[10]                          Net          -        -       1.820     -           23        
ad1_mod.un18_OPB_DO_6                 NOR2         B        In      -         2.308       -         
ad1_mod.un18_OPB_DO_6                 NOR2         Y        Out     0.483     2.791       -         
un18_OPB_DO_6                         Net          -        -       0.884     -           4         
add_dec.MEL_RE_0_a2_6_a2_2_2          NOR2A        A        In      -         3.675       -         
add_dec.MEL_RE_0_a2_6_a2_2_2          NOR2A        Y        Out     0.386     4.060       -         
MEL_RE_0_a2_6_a2_2_2                  Net          -        -       0.240     -           1         
add_dec.MEL_RE_0_a2_6_a2_2            NOR2B        A        In      -         4.300       -         
add_dec.MEL_RE_0_a2_6_a2_2            NOR2B        Y        Out     0.365     4.665       -         
N_239                                 Net          -        -       0.602     -           3         
add_dec.RS485_RE_0_a2_5_a2_1          NOR3A        A        In      -         5.267       -         
add_dec.RS485_RE_0_a2_5_a2_1          NOR3A        Y        Out     0.496     5.763       -         
N_242                                 Net          -        -       0.884     -           4         
add_dec.RES_OUT_WE_0_a2_4_a2_2        NOR2B        A        In      -         6.647       -         
add_dec.RES_OUT_WE_0_a2_4_a2_2        NOR2B        Y        Out     0.365     7.011       -         
N_276                                 Net          -        -       0.288     -           2         
add_dec.CAN_RE_0_a2_4_a2_2            OA1          B        In      -         7.300       -         
add_dec.CAN_RE_0_a2_4_a2_2            OA1          Y        Out     0.674     7.973       -         
CAN_RE_2                              Net          -        -       0.288     -           2         
add_dec.CAN_WE_0_a2_0_a2              NOR3C        C        In      -         8.261       -         
add_dec.CAN_WE_0_a2_0_a2              NOR3C        Y        Out     0.497     8.759       -         
can_control_we                        Net          -        -       1.063     -           6         
can_control.un1_OPB_RE                OR2          B        In      -         9.822       -         
can_control.un1_OPB_RE                OR2          Y        Out     0.384     10.206      -         
un1_OPB_RE                            Net          -        -       0.240     -           1         
can_control.un8_OPB_DO_5_RNICAVVJ     NOR2A        A        In      -         10.446      -         
can_control.un8_OPB_DO_5_RNICAVVJ     NOR2A        Y        Out     0.386     10.832      -         
state017                              Net          -        -       1.489     -           12        
can_control.state1                    DFN1C1       D        In      -         12.320      -         
====================================================================================================
Total path delay (propagation time + setup) of 12.723 is 4.924(38.7%) logic and 7.798(61.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: SD_CLK16x</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                Arrival           
Instance                      Reference     Type         Pin     Net                  Time        Slack 
                              Clock                                                                     
--------------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]     SD_CLK16x     DFN0E0C1     Q       rxbuf_rst_cnt[7]     0.488       -2.809
coll_mod.txr_cnt[7]           SD_CLK16x     DFN0E0C1     Q       txr_cnt[7]           0.488       -2.664
coll_mod.rxbuf_rst_cnt[1]     SD_CLK16x     DFN0E0C1     Q       rxbuf_rst_cnt[1]     0.488       -2.654
coll_mod.rxbuf_rst_cnt[6]     SD_CLK16x     DFN0E0C1     Q       rxbuf_rst_cnt[6]     0.488       -2.563
coll_mod.txr_cnt[1]           SD_CLK16x     DFN0E0C1     Q       txr_cnt[1]           0.488       -2.508
coll_mod.txr_cnt[6]           SD_CLK16x     DFN0E0C1     Q       txr_cnt[6]           0.488       -2.474
coll_mod.rxbuf_rst_cnt[0]     SD_CLK16x     DFN0E0C1     Q       rxbuf_rst_cnt[0]     0.488       -2.451
coll_mod.rxbuf_rst_cnt[2]     SD_CLK16x     DFN0E0C1     Q       rxbuf_rst_cnt[2]     0.488       -2.342
coll_mod.txr_fsm[9]           SD_CLK16x     DFN0C1       Q       txr_fsm[9]           0.488       -2.324
coll_mod.txr_cnt[0]           SD_CLK16x     DFN0E0C1     Q       txr_cnt[0]           0.488       -2.306
========================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                     Required           
Instance                      Reference     Type         Pin     Net                       Time         Slack 
                              Clock                                                                           
--------------------------------------------------------------------------------------------------------------
coll_mod.txr_fsm[1]           SD_CLK16x     DFN0P1       D       txr_enable_0_RNIM5CII     5.718        -2.809
coll_mod.rxbuf_rst_cnt[0]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[1]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[2]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[3]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[4]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[5]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[6]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[7]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
coll_mod.rxbuf_rst_cnt[8]     SD_CLK16x     DFN0E0C1     E       txr_enable_0_RNIM5CII     5.796        -2.732
==============================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:149166:151566:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.809

    Number of logic level(s):                7
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         Y        Out     0.483     2.034       -         
N_2_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         Y        Out     0.472     2.746       -         
N_8_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         Y        Out     0.674     3.660       -         
N_11_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         A        In      -         5.966       -         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         Y        Out     0.271     6.238       -         
N_94                                Net          -        -       0.240     -           1         
coll_mod.txr_enable_0_RNIM5CII      OR3A         C        In      -         6.478       -         
coll_mod.txr_enable_0_RNIM5CII      OR3A         Y        Out     0.561     7.039       -         
txr_enable_0_RNIM5CII               Net          -        -       1.489     -           12        
coll_mod.txr_fsm[1]                 DFN0P1       D        In      -         8.527       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.059 is 4.705(51.9%) logic and 4.355(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.796

    - Propagation time:                      8.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.732

    Number of logic level(s):                7
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.rxbuf_rst_cnt[10] / E
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         Y        Out     0.483     2.034       -         
N_2_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         Y        Out     0.472     2.746       -         
N_8_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         Y        Out     0.674     3.660       -         
N_11_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         A        In      -         5.966       -         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         Y        Out     0.271     6.238       -         
N_94                                Net          -        -       0.240     -           1         
coll_mod.txr_enable_0_RNIM5CII      OR3A         C        In      -         6.478       -         
coll_mod.txr_enable_0_RNIM5CII      OR3A         Y        Out     0.561     7.039       -         
txr_enable_0_RNIM5CII               Net          -        -       1.489     -           12        
coll_mod.rxbuf_rst_cnt[10]          DFN0E0C1     E        In      -         8.527       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.982 is 4.627(51.5%) logic and 4.355(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.796

    - Propagation time:                      8.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.732

    Number of logic level(s):                7
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.rxbuf_rst_cnt[9] / E
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         Y        Out     0.483     2.034       -         
N_2_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         Y        Out     0.472     2.746       -         
N_8_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         Y        Out     0.674     3.660       -         
N_11_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         A        In      -         5.966       -         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         Y        Out     0.271     6.238       -         
N_94                                Net          -        -       0.240     -           1         
coll_mod.txr_enable_0_RNIM5CII      OR3A         C        In      -         6.478       -         
coll_mod.txr_enable_0_RNIM5CII      OR3A         Y        Out     0.561     7.039       -         
txr_enable_0_RNIM5CII               Net          -        -       1.489     -           12        
coll_mod.rxbuf_rst_cnt[9]           DFN0E0C1     E        In      -         8.527       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.982 is 4.627(51.5%) logic and 4.355(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.796

    - Propagation time:                      8.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.732

    Number of logic level(s):                7
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.rxbuf_rst_cnt[8] / E
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         Y        Out     0.483     2.034       -         
N_2_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         Y        Out     0.472     2.746       -         
N_8_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         Y        Out     0.674     3.660       -         
N_11_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         A        In      -         5.966       -         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         Y        Out     0.271     6.238       -         
N_94                                Net          -        -       0.240     -           1         
coll_mod.txr_enable_0_RNIM5CII      OR3A         C        In      -         6.478       -         
coll_mod.txr_enable_0_RNIM5CII      OR3A         Y        Out     0.561     7.039       -         
txr_enable_0_RNIM5CII               Net          -        -       1.489     -           12        
coll_mod.rxbuf_rst_cnt[8]           DFN0E0C1     E        In      -         8.527       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.982 is 4.627(51.5%) logic and 4.355(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.796

    - Propagation time:                      8.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.732

    Number of logic level(s):                7
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.rxbuf_rst_cnt[7] / E
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_11     OR2A         Y        Out     0.483     2.034       -         
N_2_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     AO1C         Y        Out     0.472     2.746       -         
N_8_0                               Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_20     OA1A         Y        Out     0.674     3.660       -         
N_11_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_41     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         A        In      -         5.966       -         
coll_mod.txr_fsm_RNIGGI0H[0]        NOR2         Y        Out     0.271     6.238       -         
N_94                                Net          -        -       0.240     -           1         
coll_mod.txr_enable_0_RNIM5CII      OR3A         C        In      -         6.478       -         
coll_mod.txr_enable_0_RNIM5CII      OR3A         Y        Out     0.561     7.039       -         
txr_enable_0_RNIM5CII               Net          -        -       1.489     -           12        
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C1     E        In      -         8.527       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.982 is 4.627(51.5%) logic and 4.355(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport23></a>Detailed Report for Clock: SYSCLK_IN</a>
====================================



<a name=startingSlack24></a>Starting Points with Worst Slack</a>
********************************

             Starting                                   Arrival          
Instance     Reference     Type     Pin     Net         Time        Slack
             Clock                                                       
-------------------------------------------------------------------------
SYSCLK       SYSCLK_IN     DFN1     Q       TP156_i     0.550       4.460
=========================================================================


<a name=endingSlack25></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                               Required          
Instance          Reference     Type     Pin             Net             Time         Slack
                  Clock                                                                    
-------------------------------------------------------------------------------------------
RTCLK             SYSCLK_IN     Port     RTCLK           RTCLK           12.500       4.460
TP146             SYSCLK_IN     Port     TP146           TP146           12.500       4.460
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[1]      RES_PWM[1]      12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[3]      RES_PWM[3]      12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[5]      RES_PWM[5]      12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[7]      RES_PWM[7]      12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[9]      RES_PWM[9]      12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[11]     RES_PWM[11]     12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[13]     RES_PWM[13]     12.500       4.706
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[15]     RES_PWM[15]     12.500       4.706
===========================================================================================



<a name=worstPaths26></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:170263:171463:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      8.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.460

    Number of logic level(s):                3
    Starting point:                          SYSCLK / Q
    Ending point:                            RTCLK / RTCLK
    The start point is clocked by            SYSCLK_IN [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                  Pin       Pin               Arrival     No. of    
Name                                 Type       Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SYSCLK                               DFN1       Q         Out     0.550     0.550       -         
TP156_i                              Net        -         -       0.288     -           2         
TP156_inferred_clock                 CLKINT     A         In      -         0.839       -         
TP156_inferred_clock                 CLKINT     Y         Out     0.260     1.098       -         
TP156_c                              Net        -         -       1.195     -           1135      
hotlink.rtclkdiv.clkout_RNIL9QN1     MX2        A         In      -         2.293       -         
hotlink.rtclkdiv.clkout_RNIL9QN1     MX2        Y         Out     0.432     2.726       -         
RTCLK_c_c                            Net        -         -       2.712     -           84        
RTCLK_pad                            OUTBUF     D         In      -         5.437       -         
RTCLK_pad                            OUTBUF     PAD       Out     2.602     8.040       -         
RTCLK                                Net        -         -       0.000     -           1         
RTCLK                                Port       RTCLK     Out     -         8.040       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.040 is 3.845(47.8%) logic and 4.195(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport27></a>Detailed Report for Clock: aqclk</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                       Arrival            
Instance              Reference     Type       Pin     Net           Time        Slack  
                      Clock                                                             
----------------------------------------------------------------------------------------
ad2_mod.aq_toggle     aqclk         DFN1C1     Q       aq_toggle     0.550       998.140
ad1_mod.aq_toggle     aqclk         DFN1C1     Q       aq_toggle     0.550       998.140
========================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                           Required             
Instance              Reference     Type       Pin       Net             Time         Slack   
                      Clock                                                                   
----------------------------------------------------------------------------------------------
ad2_mod.aq_toggle     aqclk         DFN1C1     D         aq_toggle_i     999.598      998.140 
ad1_mod.aq_toggle     aqclk         DFN1C1     D         aq_toggle_i     999.598      998.140 
TP151                 aqclk         Port       TP151     TP151           1000.000     1000.000
==============================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:174530:175058:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.598

    - Propagation time:                      1.458
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.140

    Number of logic level(s):                1
    Starting point:                          ad2_mod.aq_toggle / Q
    Ending point:                            ad2_mod.aq_toggle / D
    The start point is clocked by            aqclk [rising] on pin CLK
    The end   point is clocked by            aqclk [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
ad2_mod.aq_toggle         DFN1C1     Q        Out     0.550     0.550       -         
aq_toggle                 Net        -        -       0.288     -           2         
ad2_mod.aq_toggle_RNO     INV        A        In      -         0.839       -         
ad2_mod.aq_toggle_RNO     INV        Y        Out     0.379     1.218       -         
aq_toggle_i               Net        -        -       0.240     -           1         
ad2_mod.aq_toggle         DFN1C1     D        In      -         1.458       -         
======================================================================================
Total path delay (propagation time + setup) of 1.860 is 1.332(71.6%) logic and 0.528(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport31></a>Detailed Report for Clock: md|clkdiv_inferred_clock[3]</a>
====================================



<a name=startingSlack32></a>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                               Arrival           
Instance                                Reference                       Type       Pin     Net                 Time        Slack 
                                        Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[0]     md|clkdiv_inferred_clock[3]     DFN1C1     Q       no_bits_rcvd[0]     0.550       21.793
coll_mod.med_mod.u1.no_bits_rcvd[1]     md|clkdiv_inferred_clock[3]     DFN1C1     Q       no_bits_rcvd[1]     0.550       21.794
coll_mod.med_mod.u1.no_bits_rcvd[2]     md|clkdiv_inferred_clock[3]     DFN1C1     Q       no_bits_rcvd[2]     0.550       21.840
coll_mod.med_mod.u1.no_bits_rcvd[3]     md|clkdiv_inferred_clock[3]     DFN1C1     Q       no_bits_rcvd[3]     0.550       22.505
coll_mod.med_mod.u1.dout[0]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[0]         0.550       23.733
coll_mod.med_mod.u1.dout[1]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[1]         0.550       23.733
coll_mod.med_mod.u1.dout[2]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[2]         0.550       23.733
coll_mod.med_mod.u1.dout[3]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[3]         0.550       23.733
coll_mod.med_mod.u1.dout[4]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[4]         0.550       23.733
coll_mod.med_mod.u1.dout[5]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[5]         0.550       23.733
=================================================================================================================================


<a name=endingSlack33></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                 Required           
Instance                                Reference                       Type       Pin     Net                   Time         Slack 
                                        Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[3]     md|clkdiv_inferred_clock[3]     DFN1C1     D       no_bits_rcvd_n3       24.598       21.793
coll_mod.med_mod.u1.no_bits_rcvd[2]     md|clkdiv_inferred_clock[3]     DFN1C1     D       no_bits_rcvd_n2       24.598       22.039
coll_mod.med_mod.u1.no_bits_rcvd[1]     md|clkdiv_inferred_clock[3]     DFN1C1     D       no_bits_rcvd_n1       24.598       22.045
coll_mod.med_mod.u1.no_bits_rcvd[0]     md|clkdiv_inferred_clock[3]     DFN1C1     D       no_bits_rcvd_i[0]     24.598       22.365
coll_mod.med_mod.u1.dout[1]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[0]           24.572       23.733
coll_mod.med_mod.u1.dout[2]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[1]           24.572       23.733
coll_mod.med_mod.u1.dout[3]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[2]           24.572       23.733
coll_mod.med_mod.u1.dout[4]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[3]           24.572       23.733
coll_mod.med_mod.u1.dout[5]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[4]           24.572       23.733
coll_mod.med_mod.u1.dout[6]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[5]           24.572       23.733
====================================================================================================================================



<a name=worstPaths34></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:180848:181820:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.598

    - Propagation time:                      2.805
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 21.793

    Number of logic level(s):                2
    Starting point:                          coll_mod.med_mod.u1.no_bits_rcvd[0] / Q
    Ending point:                            coll_mod.med_mod.u1.no_bits_rcvd[3] / D
    The start point is clocked by            md|clkdiv_inferred_clock[3] [rising] on pin CLK
    The end   point is clocked by            md|clkdiv_inferred_clock[3] [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[0]           DFN1C1     Q        Out     0.550     0.550       -         
no_bits_rcvd[0]                               Net        -        -       1.063     -           6         
coll_mod.med_mod.u1.no_bits_rcvd_RNO_0[3]     NOR3C      A        In      -         1.613       -         
coll_mod.med_mod.u1.no_bits_rcvd_RNO_0[3]     NOR3C      Y        Out     0.346     1.960       -         
no_bits_rcvd_c2                               Net        -        -       0.240     -           1         
coll_mod.med_mod.u1.no_bits_rcvd_RNO[3]       XOR2       A        In      -         2.200       -         
coll_mod.med_mod.u1.no_bits_rcvd_RNO[3]       XOR2       Y        Out     0.365     2.565       -         
no_bits_rcvd_n3                               Net        -        -       0.240     -           1         
coll_mod.med_mod.u1.no_bits_rcvd[3]           DFN1C1     D        In      -         2.805       -         
==========================================================================================================
Total path delay (propagation time + setup) of 3.207 is 1.664(51.9%) logic and 1.543(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport35></a>Detailed Report for Clock: me|clkdiv_inferred_clock[3]</a>
====================================



<a name=startingSlack36></a>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                                 Arrival           
Instance                                Reference                       Type         Pin     Net                 Time        Slack 
                                        Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.no_bits_sent[0]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[0]     0.550       18.994
coll_mod.med_mod.u2.no_bits_sent[2]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[2]     0.434       19.111
coll_mod.med_mod.u2.no_bits_sent[1]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[1]     0.434       19.292
coll_mod.med_mod.u2.no_bits_sent[3]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[3]     0.434       19.296
coll_mod.med_mod.u2.tsr[7]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[7]              0.550       20.899
coll_mod.med_mod.u2.tsr[0]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[0]              0.550       23.161
coll_mod.med_mod.u2.tsr[1]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[1]              0.550       23.161
coll_mod.med_mod.u2.tsr[2]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[2]              0.550       23.161
coll_mod.med_mod.u2.tsr[3]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[3]              0.550       23.161
coll_mod.med_mod.u2.tsr[4]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[4]              0.550       23.161
===================================================================================================================================


<a name=endingSlack37></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                          Required           
Instance                       Reference                       Type         Pin     Net          Time         Slack 
                               Clock                                                                                
--------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.tsr[0]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[1]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[2]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[3]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[4]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[5]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[6]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[7]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[0]     me|clkdiv_inferred_clock[3]     DFN1E1C1     D       tsr_5[0]     24.624       20.070
coll_mod.med_mod.u2.tsr[1]     me|clkdiv_inferred_clock[3]     DFN1E1C1     D       tsr_5[1]     24.598       20.139
====================================================================================================================



<a name=worstPaths38></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:187426:188782:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.546

    - Propagation time:                      5.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.994

    Number of logic level(s):                3
    Starting point:                          coll_mod.med_mod.u2.no_bits_sent[0] / Q
    Ending point:                            coll_mod.med_mod.u2.tsr[0] / E
    The start point is clocked by            me|clkdiv_inferred_clock[3] [rising] on pin CLK
    The end   point is clocked by            me|clkdiv_inferred_clock[3] [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.no_bits_sent[0]              DFN1C1       Q        Out     0.550     0.550       -         
no_bits_sent[0]                                  Net          -        -       0.955     -           5         
coll_mod.med_mod.u2.no_bits_sent_RNITST_0[0]     NOR2A        A        In      -         1.506       -         
coll_mod.med_mod.u2.no_bits_sent_RNITST_0[0]     NOR2A        Y        Out     0.469     1.974       -         
tsr7_0                                           Net          -        -       0.240     -           1         
coll_mod.med_mod.u2.no_bits_sent_RNIUTR1[0]      NOR2B        A        In      -         2.214       -         
coll_mod.med_mod.u2.no_bits_sent_RNIUTR1[0]      NOR2B        Y        Out     0.384     2.598       -         
tsr7                                             Net          -        -       1.246     -           9         
coll_mod.med_mod.u2.no_bits_sent_RNIUT83[3]      OR2          B        In      -         3.845       -         
coll_mod.med_mod.u2.no_bits_sent_RNIUT83[3]      OR2          Y        Out     0.483     4.327       -         
un1_tsr7                                         Net          -        -       1.224     -           8         
coll_mod.med_mod.u2.tsr[0]                       DFN1E1C1     E        In      -         5.551       -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.006 is 2.340(39.0%) logic and 3.665(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport39></a>Detailed Report for Clock: pci_16kHz</a>
====================================



<a name=startingSlack40></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                       Arrival            
Instance                Reference     Type       Pin     Net           Time        Slack  
                        Clock                                                             
------------------------------------------------------------------------------------------
osc_count.cntr_trig     pci_16kHz     DFN0C1     Q       cntr_trig     0.488       987.036
==========================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:190952:195677:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.000

    - Propagation time:                      12.964
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 987.036

    Number of logic level(s):                14
    Starting point:                          osc_count.cntr_trig / Q
    Ending point:                            PCI_AD[31:0] / PCI_AD[2]
    The start point is clocked by            pci_16kHz [falling] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                   Pin           Pin               Arrival     No. of    
Name                                  Type       Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
osc_count.cntr_trig                   DFN0C1     Q             Out     0.488     0.488       -         
cntr_trig                             Net        -             -       0.884     -           4         
osc_count.startb_RNICM1N9             OA1        A             In      -         1.372       -         
osc_count.startb_RNICM1N9             OA1        Y             Out     0.546     1.918       -         
control_m[2]                          Net        -             -       0.240     -           1         
can_control.OPB_DO_1_t_0_28_iv_0      AO1        C             In      -         2.158       -         
can_control.OPB_DO_1_t_0_28_iv_0      AO1        Y             Out     0.472     2.631       -         
OPB_DO_1_t_0_28_iv_0                  Net        -             -       0.240     -           1         
can_control.OPB_DO_1_t_0_28_iv_7      OR3        A             In      -         2.871       -         
can_control.OPB_DO_1_t_0_28_iv_7      OR3        Y             Out     0.365     3.236       -         
OPB_DO_1_t_0_28_iv_7                  Net        -             -       0.240     -           1         
can_control.control_RNIU5UUM5[2]      OR3        B             In      -         3.476       -         
can_control.control_RNIU5UUM5[2]      OR3        Y             Out     0.533     4.009       -         
OPB_DO_1_t_0_28_iv_10                 Net        -             -       0.240     -           1         
can_control.control_RNINN6HT6[2]      OR3A       C             In      -         4.249       -         
can_control.control_RNINN6HT6[2]      OR3A       Y             Out     0.561     4.810       -         
OPB_DO_1_t_0_28_iv_12                 Net        -             -       0.240     -           1         
can_control.control_RNIHOEFCA[2]      OR3A       B             In      -         5.050       -         
can_control.control_RNIHOEFCA[2]      OR3A       Y             Out     0.533     5.583       -         
OPB_DO_1_t_0_28_iv_19                 Net        -             -       0.240     -           1         
can_control.control_RNIRN2CRC[2]      AO1D       C             In      -         5.824       -         
can_control.control_RNIRN2CRC[2]      AO1D       Y             Out     0.472     6.296       -         
OPB_DO_1_t_0_28_iv_21                 Net        -             -       0.240     -           1         
can_control.control_RNISN6PBI[2]      OR3        A             In      -         6.536       -         
can_control.control_RNISN6PBI[2]      OR3        Y             Out     0.365     6.901       -         
OPB_DO_1_t_0_28_iv_23                 Net        -             -       0.240     -           1         
can_control.control_RNI4J2R8S[2]      OR3        A             In      -         7.141       -         
can_control.control_RNI4J2R8S[2]      OR3        Y             Out     0.365     7.505       -         
OPB_DO_1_t_0_28_iv_27                 Net        -             -       0.240     -           1         
can_control.control_RNIPE284U[2]      OR3        A             In      -         7.746       -         
can_control.control_RNIPE284U[2]      OR3        Y             Out     0.365     8.110       -         
OPB_DO_1_t_0_28_iv_28                 Net        -             -       0.240     -           1         
can_control.control_RNIITAP031[2]     AO1        C             In      -         8.350       -         
can_control.control_RNIITAP031[2]     AO1        Y             Out     0.472     8.823       -         
OPB_DO_1_t_0_28_iv_29                 Net        -             -       0.240     -           1         
can_control.control_RNIVVD6M81[2]     AO1        C             In      -         9.063       -         
can_control.control_RNIVVD6M81[2]     AO1        Y             Out     0.472     9.535       -         
opb_do[2]                             Net        -             -       0.240     -           1         
pci_target.sp_dr_RNINPOO4A1[2]        AO1        A             In      -         9.775       -         
pci_target.sp_dr_RNINPOO4A1[2]        AO1        Y             Out     0.346     10.122      -         
OPB_DI_t[2]                           Net        -             -       0.240     -           1         
PCI_AD_pad[2]                         BIBUF      D             In      -         10.362      -         
PCI_AD_pad[2]                         BIBUF      PAD           Out     2.602     12.964      -         
PCI_AD[2]                             Net        -             -       0.000     -           2         
PCI_AD[31:0]                          Port       PCI_AD[2]     Out     -         12.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.964 is 8.959(69.1%) logic and 4.005(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: pci_clk_div</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                               Arrival            
Instance                    Reference       Type         Pin     Net               Time        Slack  
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
rs485_mod.bit_count[5]      pci_clk_div     DFN1C1       Q       bit_count[5]      0.550       494.279
rs485_mod.bit_count[7]      pci_clk_div     DFN1C1       Q       bit_count[7]      0.550       494.587
rs485_mod.bit_count[6]      pci_clk_div     DFN1C1       Q       bit_count[6]      0.550       495.275
rs485_mod.bit_count[0]      pci_clk_div     DFN1C1       Q       bit_count[0]      0.550       495.353
rs485_mod.bit_count[1]      pci_clk_div     DFN1C1       Q       bit_count[1]      0.550       495.388
rs485_mod.bit_count[3]      pci_clk_div     DFN1C1       Q       bit_count[3]      0.550       495.466
rs485_mod.bit_count[4]      pci_clk_div     DFN1C1       Q       bit_count[4]      0.550       495.570
rs485_mod.bit_count[2]      pci_clk_div     DFN1C1       Q       bit_count[2]      0.550       495.739
rs485_mod.done              pci_clk_div     DFN0E0C1     Q       done              0.488       496.149
rs485_mod.imtx_in_d[29]     pci_clk_div     DFN1E1C1     Q       imtx_in_d[29]     0.550       989.954
======================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                           Required            
Instance                          Reference       Type         Pin     Net           Time         Slack  
                                  Clock                                                                  
---------------------------------------------------------------------------------------------------------
rs485_mod.test_pattern_buf[0]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[1]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[2]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[3]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[4]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[5]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[6]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[7]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[8]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
rs485_mod.test_pattern_buf[9]     pci_clk_div     DFN0E1C1     E       un1_done9     499.546      494.279
=========================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:200588:201788:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.546

    - Propagation time:                      5.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 494.279

    Number of logic level(s):                3
    Starting point:                          rs485_mod.bit_count[5] / Q
    Ending point:                            rs485_mod.test_pattern_buf[0] / E
    The start point is clocked by            pci_clk_div [rising] on pin CLK
    The end   point is clocked by            pci_clk_div [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
rs485_mod.bit_count[5]              DFN1C1       Q        Out     0.550     0.550       -         
bit_count[5]                        Net          -        -       0.884     -           4         
rs485_mod.bit_count_RNI4O7U[7]      OR3A         C        In      -         1.434       -         
rs485_mod.bit_count_RNI4O7U[7]      OR3A         Y        Out     0.561     1.995       -         
un1_done9_4                         Net          -        -       0.240     -           1         
rs485_mod.bit_count_RNIFBNM1[1]     OR3          C        In      -         2.235       -         
rs485_mod.bit_count_RNIFBNM1[1]     OR3          Y        Out     0.561     2.796       -         
un1_done9_6                         Net          -        -       0.288     -           2         
rs485_mod.bit_count_RNI0DM73[1]     OR3          C        In      -         3.084       -         
rs485_mod.bit_count_RNI0DM73[1]     OR3          Y        Out     0.561     3.645       -         
un1_done9                           Net          -        -       1.623     -           16        
rs485_mod.test_pattern_buf[0]       DFN0E1C1     E        In      -         5.267       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.721 is 2.687(47.0%) logic and 3.035(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: sclk</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                         Arrival           
Instance              Reference     Type         Pin     Net           Time        Slack 
                      Clock                                                              
-----------------------------------------------------------------------------------------
ad2_mod.aq_en         sclk          DFN1C1       Q       aq_en         0.550       16.410
ad1_mod.aq_en         sclk          DFN1C1       Q       aq_en         0.550       16.823
ad2_mod.status[0]     sclk          DFN0E0C1     Q       status[0]     0.488       22.173
ad1_mod.status[0]     sclk          DFN0E0C1     Q       status[0]     0.488       22.277
ad2_mod.state[5]      sclk          DFN0C1       Q       state[5]      0.488       35.739
ad2_mod.state[13]     sclk          DFN0C1       Q       state[13]     0.488       35.771
ad2_mod.state[7]      sclk          DFN0C1       Q       state[7]      0.488       36.130
ad2_mod.state[15]     sclk          DFN0C1       Q       state[15]     0.488       36.162
ad2_mod.state[6]      sclk          DFN0C1       Q       state[6]      0.488       36.262
ad2_mod.state[14]     sclk          DFN0C1       Q       state[14]     0.488       36.294
=========================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                               Required           
Instance                      Reference     Type         Pin     Net                 Time         Slack 
                              Clock                                                                     
--------------------------------------------------------------------------------------------------------
ad2_mod.time_out_count[0]     sclk          DFN0E1C1     E       time_out_counte     24.546       16.410
ad2_mod.time_out_count[1]     sclk          DFN0E1C1     E       time_out_counte     24.546       16.410
ad2_mod.time_out_count[2]     sclk          DFN0E1C1     E       time_out_counte     24.546       16.410
ad2_mod.time_out_count[3]     sclk          DFN0E1C1     E       time_out_counte     24.546       16.410
ad2_mod.time_out_count[4]     sclk          DFN0E1C1     E       time_out_counte     24.546       16.410
ad1_mod.ram_wr_pt[0]          sclk          DFN0E1C1     E       ram_wr_pte          24.546       16.823
ad1_mod.ram_wr_pt[1]          sclk          DFN0E1C1     E       ram_wr_pte          24.546       16.823
ad1_mod.ram_wr_pt[2]          sclk          DFN0E1C1     E       ram_wr_pte          24.546       16.823
ad1_mod.ram_wr_pt[3]          sclk          DFN0E1C1     E       ram_wr_pte          24.546       16.823
ad1_mod.ram_wr_pt[4]          sclk          DFN0E1C1     E       ram_wr_pte          24.546       16.823
========================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:206437:207892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.546

    - Propagation time:                      8.136
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.410

    Number of logic level(s):                4
    Starting point:                          ad2_mod.aq_en / Q
    Ending point:                            ad2_mod.time_out_count[0] / E
    The start point is clocked by            sclk [rising] on pin CLK
    The end   point is clocked by            sclk [falling] on pin CLK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ad2_mod.aq_en                    DFN1C1       Q        Out     0.550     0.550       -         
aq_en                            Net          -        -       1.778     -           21        
ad2_mod.control_0_RNI5M94[1]     NOR2A        A        In      -         2.329       -         
ad2_mod.control_0_RNI5M94[1]     NOR2A        Y        Out     0.469     2.797       -         
N_1030_1                         Net          -        -       1.820     -           23        
ad2_mod.state_RNIJA5I[1]         OR2B         B        In      -         4.617       -         
ad2_mod.state_RNIJA5I[1]         OR2B         Y        Out     0.469     5.085       -         
N_677                            Net          -        -       0.288     -           2         
ad2_mod.control_0_RNITFDP[1]     AO1A         A        In      -         5.374       -         
ad2_mod.control_0_RNITFDP[1]     AO1A         Y        Out     0.271     5.645       -         
N_764                            Net          -        -       1.063     -           6         
ad2_mod.state_RNIBMFP3[2]        AO1A         C        In      -         6.708       -         
ad2_mod.state_RNIBMFP3[2]        AO1A         Y        Out     0.472     7.180       -         
time_out_counte                  Net          -        -       0.955     -           5         
ad2_mod.time_out_count[0]        DFN0E1C1     E        In      -         8.136       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.590 is 2.685(31.3%) logic and 5.905(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport50></a>Detailed Report for Clock: stat_led2_clk</a>
====================================



<a name=startingSlack51></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                             Arrival            
Instance                   Reference         Type       Pin     Net             Time        Slack  
                           Clock                                                                   
---------------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]     stat_led2_clk     DFN1C1     Q       SP_LED_c[0]     0.550       495.197
ledcontrol.counter[3]      stat_led2_clk     DFN0C1     Q       counter[3]      0.488       497.265
ledcontrol.counter[0]      stat_led2_clk     DFN0P1     Q       counter[0]      0.488       996.074
ledcontrol.spLedReg[1]     stat_led2_clk     DFN1P1     Q       SP_LED_c[1]     0.550       996.245
ledcontrol.spLedReg[2]     stat_led2_clk     DFN1P1     Q       SP_LED_c[2]     0.550       996.245
ledcontrol.spLedReg[3]     stat_led2_clk     DFN1P1     Q       SP_LED_c[3]     0.550       996.245
ledcontrol.spLedReg[4]     stat_led2_clk     DFN1P1     Q       SP_LED_c[4]     0.550       996.245
ledcontrol.spLedReg[5]     stat_led2_clk     DFN1P1     Q       SP_LED_c[5]     0.550       996.245
ledcontrol.spLedReg[6]     stat_led2_clk     DFN1P1     Q       SP_LED_c[6]     0.550       996.245
ledcontrol.spLedReg[7]     stat_led2_clk     DFN1P1     Q       SP_LED_c[7]     0.550       996.245
===================================================================================================


<a name=endingSlack52></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                               Required            
Instance                   Reference         Type       Pin     Net               Time         Slack  
                           Clock                                                                      
------------------------------------------------------------------------------------------------------
ledcontrol.counter[2]      stat_led2_clk     DFN0C1     D       counter_3[2]      499.468      495.197
ledcontrol.counter[3]      stat_led2_clk     DFN0C1     D       counter_3[3]      499.468      495.318
ledcontrol.counter[1]      stat_led2_clk     DFN0C1     D       counter_3[1]      499.468      495.852
ledcontrol.counter[0]      stat_led2_clk     DFN0P1     D       counter_3[0]      499.468      495.891
ledcontrol.spLedReg[0]     stat_led2_clk     DFN1C1     D       spLedReg_4[0]     499.598      497.265
ledcontrol.spLedReg[1]     stat_led2_clk     DFN1P1     D       spLedReg_4[1]     499.598      497.265
ledcontrol.spLedReg[2]     stat_led2_clk     DFN1P1     D       spLedReg_4[2]     499.598      497.265
ledcontrol.spLedReg[3]     stat_led2_clk     DFN1P1     D       spLedReg_4[3]     499.598      497.265
ledcontrol.spLedReg[4]     stat_led2_clk     DFN1P1     D       spLedReg_4[4]     499.598      497.265
ledcontrol.spLedReg[5]     stat_led2_clk     DFN1P1     D       spLedReg_4[5]     499.598      497.265
======================================================================================================



<a name=worstPaths53></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:212690:213842:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.468

    - Propagation time:                      4.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 495.197

    Number of logic level(s):                3
    Starting point:                          ledcontrol.spLedReg[0] / Q
    Ending point:                            ledcontrol.counter[2] / D
    The start point is clocked by            stat_led2_clk [rising] on pin CLK
    The end   point is clocked by            stat_led2_clk [falling] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]            DFN1C1     Q        Out     0.550     0.550       -         
SP_LED_c[0]                       Net        -        -       1.140     -           7         
ledcontrol.counter_RNIED6Q[0]     NOR2B      A        In      -         1.690       -         
ledcontrol.counter_RNIED6Q[0]     NOR2B      Y        Out     0.384     2.074       -         
counter_RNIED6Q[0]                Net        -        -       0.884     -           4         
ledcontrol.counter_3.I_6          NOR2B      B        In      -         2.958       -         
ledcontrol.counter_3.I_6          NOR2B      Y        Out     0.469     3.426       -         
N_3                               Net        -        -       0.240     -           1         
ledcontrol.counter_3.I_7          XOR2       A        In      -         3.667       -         
ledcontrol.counter_3.I_7          XOR2       Y        Out     0.365     4.031       -         
counter_3[2]                      Net        -        -       0.240     -           1         
ledcontrol.counter[2]             DFN0C1     D        In      -         4.271       -         
==============================================================================================
Total path delay (propagation time + setup) of 4.804 is 2.300(47.9%) logic and 2.504(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport54></a>Detailed Report for Clock: stat_led2_clk_pre</a>
====================================



<a name=startingSlack55></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                 Arrival            
Instance                          Reference             Type       Pin     Net             Time        Slack  
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]            stat_led2_clk_pre     DFN1C1     Q       SP_LED_c[0]     0.550       495.197
ledcontrol.counter[3]             stat_led2_clk_pre     DFN0C1     Q       counter[3]      0.488       497.265
Clocks.stat_led2_clk.cntr[1]      stat_led2_clk_pre     DFN1C1     Q       cntr[1]         0.550       990.662
Clocks.stat_led2_clk.cntr[0]      stat_led2_clk_pre     DFN1P1     Q       cntr[0]         0.550       990.800
Clocks.stat_led2_clk.cntr[6]      stat_led2_clk_pre     DFN1C1     Q       cntr[6]         0.550       991.272
Clocks.stat_led2_clk.cntr[14]     stat_led2_clk_pre     DFN1C1     Q       cntr[14]        0.550       991.282
Clocks.stat_led2_clk.cntr[10]     stat_led2_clk_pre     DFN1C1     Q       cntr[10]        0.550       991.348
Clocks.stat_led2_clk.cntr[2]      stat_led2_clk_pre     DFN1C1     Q       cntr[2]         0.550       991.456
Clocks.stat_led2_clk.cntr[3]      stat_led2_clk_pre     DFN1C1     Q       cntr[3]         0.550       991.460
Clocks.stat_led2_clk.cntr[13]     stat_led2_clk_pre     DFN1C1     Q       cntr[13]        0.550       991.484
==============================================================================================================


<a name=endingSlack56></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                   Required            
Instance                   Reference             Type       Pin     Net               Time         Slack  
                           Clock                                                                          
----------------------------------------------------------------------------------------------------------
ledcontrol.counter[2]      stat_led2_clk_pre     DFN0C1     D       counter_3[2]      499.468      495.197
ledcontrol.counter[3]      stat_led2_clk_pre     DFN0C1     D       counter_3[3]      499.468      495.318
ledcontrol.counter[1]      stat_led2_clk_pre     DFN0C1     D       counter_3[1]      499.468      495.852
ledcontrol.counter[0]      stat_led2_clk_pre     DFN0P1     D       counter_3[0]      499.468      495.891
ledcontrol.spLedReg[0]     stat_led2_clk_pre     DFN1C1     D       spLedReg_4[0]     499.598      497.265
ledcontrol.spLedReg[1]     stat_led2_clk_pre     DFN1P1     D       spLedReg_4[1]     499.598      497.265
ledcontrol.spLedReg[2]     stat_led2_clk_pre     DFN1P1     D       spLedReg_4[2]     499.598      497.265
ledcontrol.spLedReg[3]     stat_led2_clk_pre     DFN1P1     D       spLedReg_4[3]     499.598      497.265
ledcontrol.spLedReg[4]     stat_led2_clk_pre     DFN1P1     D       spLedReg_4[4]     499.598      497.265
ledcontrol.spLedReg[5]     stat_led2_clk_pre     DFN1P1     D       spLedReg_4[5]     499.598      497.265
==========================================================================================================



<a name=worstPaths57></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:218876:220028:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.468

    - Propagation time:                      4.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 495.197

    Number of logic level(s):                3
    Starting point:                          ledcontrol.spLedReg[0] / Q
    Ending point:                            ledcontrol.counter[2] / D
    The start point is clocked by            stat_led2_clk_pre [rising] on pin CLK
    The end   point is clocked by            stat_led2_clk_pre [falling] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]            DFN1C1     Q        Out     0.550     0.550       -         
SP_LED_c[0]                       Net        -        -       1.140     -           7         
ledcontrol.counter_RNIED6Q[0]     NOR2B      A        In      -         1.690       -         
ledcontrol.counter_RNIED6Q[0]     NOR2B      Y        Out     0.384     2.074       -         
counter_RNIED6Q[0]                Net        -        -       0.884     -           4         
ledcontrol.counter_3.I_6          NOR2B      B        In      -         2.958       -         
ledcontrol.counter_3.I_6          NOR2B      Y        Out     0.469     3.426       -         
N_3                               Net        -        -       0.240     -           1         
ledcontrol.counter_3.I_7          XOR2       A        In      -         3.667       -         
ledcontrol.counter_3.I_7          XOR2       Y        Out     0.365     4.031       -         
counter_3[2]                      Net        -        -       0.240     -           1         
ledcontrol.counter[2]             DFN0C1     D        In      -         4.271       -         
==============================================================================================
Total path delay (propagation time + setup) of 4.804 is 2.300(47.9%) logic and 2.504(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport58></a>Detailed Report for Clock: top_100015532TFW|TP156_inferred_clock</a>
====================================



<a name=startingSlack59></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                            Arrival          
Instance                     Reference                                 Type         Pin     Net                  Time        Slack
                             Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------
hotlink.out_ram_rd_pt[0]     top_100015532TFW|TP156_inferred_clock     DFN1E1C1     Q       out_ram_rd_pt[0]     0.550       1.820
hotlink.out_ram_rd_pt[1]     top_100015532TFW|TP156_inferred_clock     DFN1E1C1     Q       out_ram_rd_pt[1]     0.550       1.898
hotlink.out_ram_rd_pt[2]     top_100015532TFW|TP156_inferred_clock     DFN1E1C1     Q       out_ram_rd_pt[2]     0.550       1.943
brg2.cntr_dutyA[0]           top_100015532TFW|TP156_inferred_clock     DFN0E0C1     Q       cntr_dutyA[0]        0.488       2.199
brg4.cntr_dutyB[1]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyB[1]        0.488       2.199
brg2.cntr_dutyB[1]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyB[1]        0.488       2.199
brg3.cntr_dutyC[0]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyC[0]        0.488       2.199
brg5.cntr_dutyC[0]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyC[0]        0.488       2.199
brg4.cntr_dutyC[0]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyC[0]        0.488       2.199
brk2.cntr_dutyA[0]           top_100015532TFW|TP156_inferred_clock     DFN0E1C1     Q       cntr_dutyA[0]        0.488       2.281
==================================================================================================================================


<a name=endingSlack60></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                                           Required          
Instance                Reference                                 Type         Pin     Net                 Time         Slack
                        Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------
hotlink.tx_state[0]     top_100015532TFW|TP156_inferred_clock     DFN0C1       D       tx_state_RNO[0]     11.968       1.820
brg2.cntr_dutyA[31]     top_100015532TFW|TP156_inferred_clock     DFN0E0C1     D       cntr_dutyA_n31      24.468       2.199
brg4.cntr_dutyB[31]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyB_n31      24.468       2.199
brg2.cntr_dutyB[31]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyB_n31      24.468       2.199
brg4.cntr_dutyC[31]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyC_n31      24.468       2.199
brg3.cntr_dutyC[31]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyC_n31      24.468       2.199
brg5.cntr_dutyC[31]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyC_n31      24.468       2.199
brk1.cntr_dutyA[30]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyA_n30      24.468       2.281
brk2.cntr_dutyA[30]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyA_n30      24.468       2.281
brg5.cntr_dutyB[30]     top_100015532TFW|TP156_inferred_clock     DFN0E1C1     D       cntr_dutyB_n30      24.468       2.281
=============================================================================================================================



<a name=worstPaths61></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:225720:229053:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.968

    - Propagation time:                      10.148
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.820

    Number of logic level(s):                10
    Starting point:                          hotlink.out_ram_rd_pt[0] / Q
    Ending point:                            hotlink.tx_state[0] / D
    The start point is clocked by            top_100015532TFW|TP156_inferred_clock [rising] on pin CLK
    The end   point is clocked by            top_100015532TFW|TP156_inferred_clock [falling] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
hotlink.out_ram_rd_pt[0]             DFN1E1C1     Q        Out     0.550     0.550       -         
out_ram_rd_pt[0]                     Net          -        -       1.140     -           7         
hotlink.un3_out_ram_rd_pt.I_10       AND3         A        In      -         1.690       -         
hotlink.un3_out_ram_rd_pt.I_10       AND3         Y        Out     0.346     2.036       -         
DWACT_FINC_E[0]                      Net          -        -       0.955     -           5         
hotlink.un3_out_ram_rd_pt.I_16       AND3         A        In      -         2.992       -         
hotlink.un3_out_ram_rd_pt.I_16       AND3         Y        Out     0.346     3.338       -         
N_4_0                                Net          -        -       0.240     -           1         
hotlink.un3_out_ram_rd_pt.I_17       XOR2         A        In      -         3.578       -         
hotlink.un3_out_ram_rd_pt.I_17       XOR2         Y        Out     0.305     3.883       -         
I_17_2                               Net          -        -       0.884     -           4         
hotlink.un1_out_ram_rd_pt_0.I_10     OR2A         B        In      -         4.767       -         
hotlink.un1_out_ram_rd_pt_0.I_10     OR2A         Y        Out     0.483     5.250       -         
ACT_LT4_E[1]                         Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_12     AOI1A        B        In      -         5.490       -         
hotlink.un1_out_ram_rd_pt_0.I_12     AOI1A        Y        Out     0.696     6.186       -         
ACT_LT4_E[3]                         Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_19     AOI1A        A        In      -         6.426       -         
hotlink.un1_out_ram_rd_pt_0.I_19     AOI1A        Y        Out     0.672     7.098       -         
DWACT_COMP0_E[0]                     Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_31     AO1          C        In      -         7.338       -         
hotlink.un1_out_ram_rd_pt_0.I_31     AO1          Y        Out     0.489     7.828       -         
I_31                                 Net          -        -       0.240     -           1         
hotlink.tx_state_RNO_5[0]            OR2A         B        In      -         8.068       -         
hotlink.tx_state_RNO_5[0]            OR2A         Y        Out     0.384     8.452       -         
N_855                                Net          -        -       0.240     -           1         
hotlink.tx_state_RNO_2[0]            NOR3B        B        In      -         8.692       -         
hotlink.tx_state_RNO_2[0]            NOR3B        Y        Out     0.466     9.158       -         
N_858                                Net          -        -       0.240     -           1         
hotlink.tx_state_RNO[0]              NOR3         C        In      -         9.398       -         
hotlink.tx_state_RNO[0]              NOR3         Y        Out     0.510     9.908       -         
tx_state_RNO[0]                      Net          -        -       0.240     -           1         
hotlink.tx_state[0]                  DFN0C1       D        In      -         10.148      -         
===================================================================================================
Total path delay (propagation time + setup) of 10.680 is 5.781(54.1%) logic and 4.900(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport62></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack63></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                                 Arrival           
Instance          Reference     Type     Pin              Net              Time        Slack 
                  Clock                                                                      
---------------------------------------------------------------------------------------------
PCI_RST           System        Port     PCI_RST          PCI_RST_0        0.000       -0.353
PCI_FRAME         System        Port     PCI_FRAME        PCI_FRAME        0.000       0.476 
PCI_DEVSEL        System        Port     PCI_DEVSEL       PCI_DEVSEL       0.000       1.041 
COLLISION_IN      System        Port     COLLISION_IN     COLLISION_IN     0.000       4.770 
CAN_AD[7:0]       System        Port     CAN_AD[2]        CAN_AD[2]        0.000       12.735
CAN_AD[7:0]       System        Port     CAN_AD[3]        CAN_AD[3]        0.000       13.400
MEL_XTRA[3:1]     System        Port     MEL_XTRA[1]      MEL_XTRA[1]      0.000       13.407
CAN_AD[7:0]       System        Port     CAN_AD[1]        CAN_AD[1]        0.000       13.768
PCI_GNT0          System        Port     PCI_GNT0         PCI_GNT0         0.000       14.181
MEL_INT           System        Port     MEL_INT          MEL_INT          0.000       14.534
=============================================================================================


<a name=endingSlack64></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                             Required           
Instance         Reference     Type     Pin            Net            Time         Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
PCI_AD[31:0]     System        Port     PCI_AD[16]     PCI_AD[16]     25.000       -0.353
PCI_AD[31:0]     System        Port     PCI_AD[31]     PCI_AD[31]     25.000       -0.353
PCI_AD[31:0]     System        Port     PCI_AD[17]     PCI_AD[17]     25.000       -0.343
PCI_AD[31:0]     System        Port     PCI_AD[18]     PCI_AD[18]     25.000       -0.343
PCI_AD[31:0]     System        Port     PCI_AD[19]     PCI_AD[19]     25.000       -0.343
PCI_AD[31:0]     System        Port     PCI_AD[15]     PCI_AD[15]     25.000       -0.206
PCI_AD[31:0]     System        Port     PCI_AD[10]     PCI_AD[10]     25.000       -0.177
PCI_AD[31:0]     System        Port     PCI_AD[23]     PCI_AD[23]     25.000       -0.152
PCI_AD[31:0]     System        Port     PCI_AD[24]     PCI_AD[24]     25.000       -0.152
PCI_AD[31:0]     System        Port     PCI_AD[29]     PCI_AD[29]     25.000       -0.152
=========================================================================================



<a name=worstPaths65></a>Worst Path Information</a>
<a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srr:srsfD:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\top_100015532TFW.srs:fp:233501:239333:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      25.353
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.353

    Number of logic level(s):                17
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[31]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin            Pin               Arrival     No. of    
Name                                    Type       Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PCI_RST                                 Port       PCI_RST        In      0.000     0.000       -         
PCI_RST_0                               Net        -              -       0.000     -           1         
PCI_RST_pad                             INBUF      PAD            In      -         0.000       -         
PCI_RST_pad                             INBUF      Y              Out     0.631     0.631       -         
PCI_RST_i_c                             Net        -              -       0.240     -           1         
PCI_RST_pad_RNI8J11                     CLKINT     A              In      -         0.871       -         
PCI_RST_pad_RNI8J11                     CLKINT     Y              Out     0.260     1.131       -         
PCI_RST                                 Net        -              -       1.195     -           105       
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      A              In      -         2.326       -         
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      Y              Out     0.469     2.794       -         
N_87                                    Net        -              -       0.955     -           5         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      C              In      -         3.750       -         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      Y              Out     0.479     4.229       -         
opb_re                                  Net        -              -       1.589     -           15        
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      B              In      -         5.817       -         
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      Y              Out     0.469     6.286       -         
N_259                                   Net        -              -       1.246     -           9         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      A              In      -         7.532       -         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      Y              Out     0.384     7.916       -         
N_277                                   Net        -              -       1.063     -           6         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      B              In      -         8.979       -         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      Y              Out     0.469     9.448       -         
mel_re                                  Net        -              -       1.489     -           12        
mel_mod.m1                              NOR2A      A              In      -         10.937      -         
mel_mod.m1                              NOR2A      Y              Out     0.469     11.405      -         
N_2                                     Net        -              -       1.724     -           19        
mel_mod.m2_0                            NOR2B      A              In      -         13.129      -         
mel_mod.m2_0                            NOR2B      Y              Out     0.384     13.513      -         
N_3_0                                   Net        -              -       1.589     -           15        
mel_mod.m3                              NOR2A      A              In      -         15.102      -         
mel_mod.m3                              NOR2A      Y              Out     0.469     15.570      -         
N_4_0                                   Net        -              -       0.602     -           3         
mel_mod.m4                              NOR2B      A              In      -         16.173      -         
mel_mod.m4                              NOR2B      Y              Out     0.384     16.557      -         
N_5_0                                   Net        -              -       1.246     -           9         
mel_mod.m5_0                            NOR2A      A              In      -         17.803      -         
mel_mod.m5_0                            NOR2A      Y              Out     0.469     18.271      -         
m5_0                                    Net        -              -       1.623     -           16        
mel_mod.counter.count_RNIR3S291[31]     NOR3C      C              In      -         19.894      -         
mel_mod.counter.count_RNIR3S291[31]     NOR3C      Y              Out     0.479     20.373      -         
OPB_DO_2_t_m[31]                        Net        -              -       0.240     -           1         
can_control.OPB_DO_1_t_0_27_iv_0        OR3        C              In      -         20.613      -         
can_control.OPB_DO_1_t_0_27_iv_0        OR3        Y              Out     0.561     21.174      -         
opb_do[31]                              Net        -              -       0.240     -           1         
pci_target.pci_cmd_RNIC4TIVK[2]         NOR2B      A              In      -         21.414      -         
pci_target.pci_cmd_RNIC4TIVK[2]         NOR2B      Y              Out     0.384     21.798      -         
OPB_DO_m[31]                            Net        -              -       0.240     -           1         
pci_target.sp_dr_RNI4LCVEL[31]          AO1        C              In      -         22.038      -         
pci_target.sp_dr_RNI4LCVEL[31]          AO1        Y              Out     0.472     22.510      -         
OPB_DI_t[31]                            Net        -              -       0.240     -           1         
PCI_AD_pad[31]                          BIBUF      D              In      -         22.750      -         
PCI_AD_pad[31]                          BIBUF      PAD            Out     2.602     25.353      -         
PCI_AD[31]                              Net        -              -       0.000     -           2         
PCI_AD[31:0]                            Port       PCI_AD[31]     Out     -         25.353      -         
==========================================================================================================
Total path delay (propagation time + setup) of 25.353 is 9.832(38.8%) logic and 15.521(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      25.353
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.353

    Number of logic level(s):                17
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[16]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin            Pin               Arrival     No. of    
Name                                    Type       Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PCI_RST                                 Port       PCI_RST        In      0.000     0.000       -         
PCI_RST_0                               Net        -              -       0.000     -           1         
PCI_RST_pad                             INBUF      PAD            In      -         0.000       -         
PCI_RST_pad                             INBUF      Y              Out     0.631     0.631       -         
PCI_RST_i_c                             Net        -              -       0.240     -           1         
PCI_RST_pad_RNI8J11                     CLKINT     A              In      -         0.871       -         
PCI_RST_pad_RNI8J11                     CLKINT     Y              Out     0.260     1.131       -         
PCI_RST                                 Net        -              -       1.195     -           105       
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      A              In      -         2.326       -         
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      Y              Out     0.469     2.794       -         
N_87                                    Net        -              -       0.955     -           5         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      C              In      -         3.750       -         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      Y              Out     0.479     4.229       -         
opb_re                                  Net        -              -       1.589     -           15        
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      B              In      -         5.817       -         
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      Y              Out     0.469     6.286       -         
N_259                                   Net        -              -       1.246     -           9         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      A              In      -         7.532       -         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      Y              Out     0.384     7.916       -         
N_277                                   Net        -              -       1.063     -           6         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      B              In      -         8.979       -         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      Y              Out     0.469     9.448       -         
mel_re                                  Net        -              -       1.489     -           12        
mel_mod.m1                              NOR2A      A              In      -         10.937      -         
mel_mod.m1                              NOR2A      Y              Out     0.469     11.405      -         
N_2                                     Net        -              -       1.724     -           19        
mel_mod.m2_0                            NOR2B      A              In      -         13.129      -         
mel_mod.m2_0                            NOR2B      Y              Out     0.384     13.513      -         
N_3_0                                   Net        -              -       1.589     -           15        
mel_mod.m3                              NOR2A      A              In      -         15.102      -         
mel_mod.m3                              NOR2A      Y              Out     0.469     15.570      -         
N_4_0                                   Net        -              -       0.602     -           3         
mel_mod.m4                              NOR2B      A              In      -         16.173      -         
mel_mod.m4                              NOR2B      Y              Out     0.384     16.557      -         
N_5_0                                   Net        -              -       1.246     -           9         
mel_mod.m5_0                            NOR2A      A              In      -         17.803      -         
mel_mod.m5_0                            NOR2A      Y              Out     0.469     18.271      -         
m5_0                                    Net        -              -       1.623     -           16        
mel_mod.counter.count_RNIU4Q291[16]     NOR3C      C              In      -         19.894      -         
mel_mod.counter.count_RNIU4Q291[16]     NOR3C      Y              Out     0.479     20.373      -         
OPB_DO_2_t_m[16]                        Net        -              -       0.240     -           1         
can_control.OPB_DO_1_t_0_14_0_iv        OR3        C              In      -         20.613      -         
can_control.OPB_DO_1_t_0_14_0_iv        OR3        Y              Out     0.561     21.174      -         
opb_do[16]                              Net        -              -       0.240     -           1         
pci_target.pci_cmd_RNI6KSJ8M[2]         NOR2B      A              In      -         21.414      -         
pci_target.pci_cmd_RNI6KSJ8M[2]         NOR2B      Y              Out     0.384     21.798      -         
OPB_DO_m[16]                            Net        -              -       0.240     -           1         
pci_target.sp_dr_RNI16A0OM[16]          AO1        C              In      -         22.038      -         
pci_target.sp_dr_RNI16A0OM[16]          AO1        Y              Out     0.472     22.510      -         
OPB_DI_t[16]                            Net        -              -       0.240     -           1         
PCI_AD_pad[16]                          BIBUF      D              In      -         22.750      -         
PCI_AD_pad[16]                          BIBUF      PAD            Out     2.602     25.353      -         
PCI_AD[16]                              Net        -              -       0.000     -           2         
PCI_AD[31:0]                            Port       PCI_AD[16]     Out     -         25.353      -         
==========================================================================================================
Total path delay (propagation time + setup) of 25.353 is 9.832(38.8%) logic and 15.521(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      25.343
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.343

    Number of logic level(s):                17
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[19]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin            Pin               Arrival     No. of    
Name                                    Type       Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PCI_RST                                 Port       PCI_RST        In      0.000     0.000       -         
PCI_RST_0                               Net        -              -       0.000     -           1         
PCI_RST_pad                             INBUF      PAD            In      -         0.000       -         
PCI_RST_pad                             INBUF      Y              Out     0.631     0.631       -         
PCI_RST_i_c                             Net        -              -       0.240     -           1         
PCI_RST_pad_RNI8J11                     CLKINT     A              In      -         0.871       -         
PCI_RST_pad_RNI8J11                     CLKINT     Y              Out     0.260     1.131       -         
PCI_RST                                 Net        -              -       1.195     -           105       
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      A              In      -         2.326       -         
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      Y              Out     0.469     2.794       -         
N_87                                    Net        -              -       0.955     -           5         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      C              In      -         3.750       -         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      Y              Out     0.479     4.229       -         
opb_re                                  Net        -              -       1.589     -           15        
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      B              In      -         5.817       -         
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      Y              Out     0.469     6.286       -         
N_259                                   Net        -              -       1.246     -           9         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      A              In      -         7.532       -         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      Y              Out     0.384     7.916       -         
N_277                                   Net        -              -       1.063     -           6         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      B              In      -         8.979       -         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      Y              Out     0.469     9.448       -         
mel_re                                  Net        -              -       1.489     -           12        
mel_mod.m1                              NOR2A      A              In      -         10.937      -         
mel_mod.m1                              NOR2A      Y              Out     0.469     11.405      -         
N_2                                     Net        -              -       1.724     -           19        
mel_mod.m2_0                            NOR2B      A              In      -         13.129      -         
mel_mod.m2_0                            NOR2B      Y              Out     0.384     13.513      -         
N_3_0                                   Net        -              -       1.589     -           15        
mel_mod.m3                              NOR2A      A              In      -         15.102      -         
mel_mod.m3                              NOR2A      Y              Out     0.469     15.570      -         
N_4_0                                   Net        -              -       0.602     -           3         
mel_mod.m4                              NOR2B      A              In      -         16.173      -         
mel_mod.m4                              NOR2B      Y              Out     0.384     16.557      -         
N_5_0                                   Net        -              -       1.246     -           9         
mel_mod.m5_0                            NOR2A      A              In      -         17.803      -         
mel_mod.m5_0                            NOR2A      Y              Out     0.469     18.271      -         
m5_0                                    Net        -              -       1.623     -           16        
mel_mod.counter.count_RNIJVQNA[19]      NOR2B      B              In      -         19.894      -         
mel_mod.counter.count_RNIJVQNA[19]      NOR2B      Y              Out     0.469     20.362      -         
OPB_DO_2_t[19]                          Net        -              -       0.240     -           1         
can_control.OPB_DO_1_t_0_11_0_iv        OR3        C              In      -         20.602      -         
can_control.OPB_DO_1_t_0_11_0_iv        OR3        Y              Out     0.561     21.163      -         
opb_do[19]                              Net        -              -       0.240     -           1         
pci_target.pci_cmd_RNIAG1B0C[2]         NOR2B      A              In      -         21.403      -         
pci_target.pci_cmd_RNIAG1B0C[2]         NOR2B      Y              Out     0.384     21.788      -         
OPB_DO_m[19]                            Net        -              -       0.240     -           1         
pci_target.sp_dr_RNI85FNFC[19]          AO1        C              In      -         22.028      -         
pci_target.sp_dr_RNI85FNFC[19]          AO1        Y              Out     0.472     22.500      -         
OPB_DI_t[19]                            Net        -              -       0.240     -           1         
PCI_AD_pad[19]                          BIBUF      D              In      -         22.740      -         
PCI_AD_pad[19]                          BIBUF      PAD            Out     2.602     25.343      -         
PCI_AD[19]                              Net        -              -       0.000     -           2         
PCI_AD[31:0]                            Port       PCI_AD[19]     Out     -         25.343      -         
==========================================================================================================
Total path delay (propagation time + setup) of 25.343 is 9.821(38.8%) logic and 15.521(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      25.343
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.343

    Number of logic level(s):                17
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[17]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin            Pin               Arrival     No. of    
Name                                    Type       Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PCI_RST                                 Port       PCI_RST        In      0.000     0.000       -         
PCI_RST_0                               Net        -              -       0.000     -           1         
PCI_RST_pad                             INBUF      PAD            In      -         0.000       -         
PCI_RST_pad                             INBUF      Y              Out     0.631     0.631       -         
PCI_RST_i_c                             Net        -              -       0.240     -           1         
PCI_RST_pad_RNI8J11                     CLKINT     A              In      -         0.871       -         
PCI_RST_pad_RNI8J11                     CLKINT     Y              Out     0.260     1.131       -         
PCI_RST                                 Net        -              -       1.195     -           105       
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      A              In      -         2.326       -         
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      Y              Out     0.469     2.794       -         
N_87                                    Net        -              -       0.955     -           5         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      C              In      -         3.750       -         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      Y              Out     0.479     4.229       -         
opb_re                                  Net        -              -       1.589     -           15        
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      B              In      -         5.817       -         
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      Y              Out     0.469     6.286       -         
N_259                                   Net        -              -       1.246     -           9         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      A              In      -         7.532       -         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      Y              Out     0.384     7.916       -         
N_277                                   Net        -              -       1.063     -           6         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      B              In      -         8.979       -         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      Y              Out     0.469     9.448       -         
mel_re                                  Net        -              -       1.489     -           12        
mel_mod.m1                              NOR2A      A              In      -         10.937      -         
mel_mod.m1                              NOR2A      Y              Out     0.469     11.405      -         
N_2                                     Net        -              -       1.724     -           19        
mel_mod.m2_0                            NOR2B      A              In      -         13.129      -         
mel_mod.m2_0                            NOR2B      Y              Out     0.384     13.513      -         
N_3_0                                   Net        -              -       1.589     -           15        
mel_mod.m3                              NOR2A      A              In      -         15.102      -         
mel_mod.m3                              NOR2A      Y              Out     0.469     15.570      -         
N_4_0                                   Net        -              -       0.602     -           3         
mel_mod.m4                              NOR2B      A              In      -         16.173      -         
mel_mod.m4                              NOR2B      Y              Out     0.384     16.557      -         
N_5_0                                   Net        -              -       1.246     -           9         
mel_mod.m5_0                            NOR2A      A              In      -         17.803      -         
mel_mod.m5_0                            NOR2A      Y              Out     0.469     18.271      -         
m5_0                                    Net        -              -       1.623     -           16        
mel_mod.counter.count_RNIHTQNA[17]      NOR2B      B              In      -         19.894      -         
mel_mod.counter.count_RNIHTQNA[17]      NOR2B      Y              Out     0.469     20.362      -         
OPB_DO_2_t[17]                          Net        -              -       0.240     -           1         
can_control.OPB_DO_1_t_0_13_0_iv        OR3        C              In      -         20.602      -         
can_control.OPB_DO_1_t_0_13_0_iv        OR3        Y              Out     0.561     21.163      -         
opb_do[17]                              Net        -              -       0.240     -           1         
pci_target.pci_cmd_RNI6IGI6C[2]         NOR2B      A              In      -         21.403      -         
pci_target.pci_cmd_RNI6IGI6C[2]         NOR2B      Y              Out     0.384     21.788      -         
OPB_DO_m[17]                            Net        -              -       0.240     -           1         
pci_target.sp_dr_RNI25UULC[17]          AO1        C              In      -         22.028      -         
pci_target.sp_dr_RNI25UULC[17]          AO1        Y              Out     0.472     22.500      -         
OPB_DI_t[17]                            Net        -              -       0.240     -           1         
PCI_AD_pad[17]                          BIBUF      D              In      -         22.740      -         
PCI_AD_pad[17]                          BIBUF      PAD            Out     2.602     25.343      -         
PCI_AD[17]                              Net        -              -       0.000     -           2         
PCI_AD[31:0]                            Port       PCI_AD[17]     Out     -         25.343      -         
==========================================================================================================
Total path delay (propagation time + setup) of 25.343 is 9.821(38.8%) logic and 15.521(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      25.343
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.343

    Number of logic level(s):                17
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[18]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin            Pin               Arrival     No. of    
Name                                    Type       Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PCI_RST                                 Port       PCI_RST        In      0.000     0.000       -         
PCI_RST_0                               Net        -              -       0.000     -           1         
PCI_RST_pad                             INBUF      PAD            In      -         0.000       -         
PCI_RST_pad                             INBUF      Y              Out     0.631     0.631       -         
PCI_RST_i_c                             Net        -              -       0.240     -           1         
PCI_RST_pad_RNI8J11                     CLKINT     A              In      -         0.871       -         
PCI_RST_pad_RNI8J11                     CLKINT     Y              Out     0.260     1.131       -         
PCI_RST                                 Net        -              -       1.195     -           105       
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      A              In      -         2.326       -         
pci_target.pci_cmd_RNIGUB1[1]           NOR2A      Y              Out     0.469     2.794       -         
N_87                                    Net        -              -       0.955     -           5         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      C              In      -         3.750       -         
pci_target.pci_cmd_RNIMDJM_0[2]         NOR3C      Y              Out     0.479     4.229       -         
opb_re                                  Net        -              -       1.589     -           15        
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      B              In      -         5.817       -         
add_dec.P_SW_RE_0_a2_0_a2_1             NOR2B      Y              Out     0.469     6.286       -         
N_259                                   Net        -              -       1.246     -           9         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      A              In      -         7.532       -         
add_dec.FOPT_RE_0_a2_4_a2_2             NOR2B      Y              Out     0.384     7.916       -         
N_277                                   Net        -              -       1.063     -           6         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      B              In      -         8.979       -         
add_dec.MEL_RE_0_a2_6_a2_0_RNISMS39     NOR2B      Y              Out     0.469     9.448       -         
mel_re                                  Net        -              -       1.489     -           12        
mel_mod.m1                              NOR2A      A              In      -         10.937      -         
mel_mod.m1                              NOR2A      Y              Out     0.469     11.405      -         
N_2                                     Net        -              -       1.724     -           19        
mel_mod.m2_0                            NOR2B      A              In      -         13.129      -         
mel_mod.m2_0                            NOR2B      Y              Out     0.384     13.513      -         
N_3_0                                   Net        -              -       1.589     -           15        
mel_mod.m3                              NOR2A      A              In      -         15.102      -         
mel_mod.m3                              NOR2A      Y              Out     0.469     15.570      -         
N_4_0                                   Net        -              -       0.602     -           3         
mel_mod.m4                              NOR2B      A              In      -         16.173      -         
mel_mod.m4                              NOR2B      Y              Out     0.384     16.557      -         
N_5_0                                   Net        -              -       1.246     -           9         
mel_mod.m5_0                            NOR2A      A              In      -         17.803      -         
mel_mod.m5_0                            NOR2A      Y              Out     0.469     18.271      -         
m5_0                                    Net        -              -       1.623     -           16        
mel_mod.counter.count_RNIIUQNA[18]      NOR2B      B              In      -         19.894      -         
mel_mod.counter.count_RNIIUQNA[18]      NOR2B      Y              Out     0.469     20.362      -         
OPB_DO_2_t[18]                          Net        -              -       0.240     -           1         
can_control.OPB_DO_1_t_0_12_0_iv        OR3        C              In      -         20.602      -         
can_control.OPB_DO_1_t_0_12_0_iv        OR3        Y              Out     0.561     21.163      -         
opb_do[18]                              Net        -              -       0.240     -           1         
pci_target.pci_cmd_RNIF4IL6C[2]         NOR2B      A              In      -         21.403      -         
pci_target.pci_cmd_RNIF4IL6C[2]         NOR2B      Y              Out     0.384     21.788      -         
OPB_DO_m[18]                            Net        -              -       0.240     -           1         
pci_target.sp_dr_RNICOV1MC[18]          AO1        C              In      -         22.028      -         
pci_target.sp_dr_RNICOV1MC[18]          AO1        Y              Out     0.472     22.500      -         
OPB_DI_t[18]                            Net        -              -       0.240     -           1         
PCI_AD_pad[18]                          BIBUF      D              In      -         22.740      -         
PCI_AD_pad[18]                          BIBUF      PAD            Out     2.602     25.343      -         
PCI_AD[18]                              Net        -              -       0.000     -           2         
PCI_AD[31:0]                            Port       PCI_AD[18]     Out     -         25.343      -         
==========================================================================================================
Total path delay (propagation time + setup) of 25.343 is 9.821(38.8%) logic and 15.521(61.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:35s; Memory used current: 213MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:35s; Memory used current: 213MB peak: 235MB)

--------------------------------------------------------------------------------
Target Part: A3PE600_PQFP208_-2
<a name=cellReport66></a>Report for cell top_100015532TFW.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2   229      1.0      229.0
             AND2A   158      1.0      158.0
              AND3   551      1.0      551.0
             AND3A     2      1.0        2.0
               AO1   641      1.0      641.0
              AO16     6      1.0        6.0
              AO18    78      1.0       78.0
              AO1A    80      1.0       80.0
              AO1B     7      1.0        7.0
              AO1C   349      1.0      349.0
              AO1D    31      1.0       31.0
              AOI1    27      1.0       27.0
             AOI1A   295      1.0      295.0
             AOI1B    16      1.0       16.0
               AX1     9      1.0        9.0
              AX1C   122      1.0      122.0
              AX1D     1      1.0        1.0
              AX1E     1      1.0        1.0
             AXOI5     1      1.0        1.0
            CLKINT    11      0.0        0.0
               GND    51      0.0        0.0
               INV    41      1.0       41.0
               MX2   344      1.0      344.0
              MX2A    28      1.0       28.0
              MX2B     6      1.0        6.0
              MX2C    54      1.0       54.0
              NOR2   167      1.0      167.0
             NOR2A   964      1.0      964.0
             NOR2B  2211      1.0     2211.0
              NOR3    51      1.0       51.0
             NOR3A    98      1.0       98.0
             NOR3B   185      1.0      185.0
             NOR3C   337      1.0      337.0
               OA1   198      1.0      198.0
              OA1A   258      1.0      258.0
              OA1B    43      1.0       43.0
              OA1C    67      1.0       67.0
              OAI1    14      1.0       14.0
               OR2   217      1.0      217.0
              OR2A   855      1.0      855.0
              OR2B    67      1.0       67.0
               OR3   491      1.0      491.0
              OR3A    24      1.0       24.0
              OR3B    19      1.0       19.0
              OR3C     5      1.0        5.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    51      0.0        0.0
               XA1   527      1.0      527.0
              XA1A    64      1.0       64.0
              XA1B   129      1.0      129.0
              XA1C     5      1.0        5.0
             XNOR2  1094      1.0     1094.0
             XNOR3    41      1.0       41.0
               XO1    86      1.0       86.0
              XOR2   516      1.0      516.0


          DFI0E1C1     4      1.0        4.0
          DFI1E1C1     1      1.0        1.0
              DFN0     1      1.0        1.0
            DFN0C1   200      1.0      200.0
          DFN0E0C1   287      1.0      287.0
          DFN0E0P1    65      1.0       65.0
          DFN0E1C0    98      1.0       98.0
          DFN0E1C1  1349      1.0     1349.0
          DFN0E1P0     4      1.0        4.0
          DFN0E1P1   222      1.0      222.0
            DFN0P0     1      1.0        1.0
            DFN0P1    23      1.0       23.0
              DFN1     9      1.0        9.0
            DFN1C1   385      1.0      385.0
          DFN1E0C1    44      1.0       44.0
          DFN1E1C1   522      1.0      522.0
          DFN1E1P1    24      1.0       24.0
            DFN1P1    39      1.0       39.0
            RAM4K9    41      0.0        0.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL 15245             15088.0


  IO Cell usage:
              cell count
             BIBUF    49
             INBUF   115
            OUTBUF   153
           TRIBUFF     1
                   -----
             TOTAL   318


Core Cells         : 15088 of 13824 (109%)
IO Cells           : 318

  RAM/ROM Usage Summary
Block Rams : 42 of 24 (175%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:35s; Memory used current: 47MB peak: 235MB)

Process took 0h:00m:37s realtime, 0h:00m:35s cputime
# Sun Feb 23 11:31:00 2020

###########################################################]

</pre></samp></body></html>
